Study on a Scaling Length Model for Tapered Tri-Gate FinFET Based on 3-D Simulation and Analytical Analysis

被引:32
|
作者
Ko, Myung-Dong [1 ]
Sohn, Chang-Woo [1 ]
Baek, Chang-Ki [2 ]
Jeong, Yoon-Ha [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea
[2] Pohang Univ Sci & Technol, Dept Creat IT Engn, Pohang 790784, South Korea
关键词
3-D Poisson's equation; non-Cartesian mesh; scaling length; short-channel effects (SCEs); tapered fin; tri-gate FinFET; SOI;
D O I
10.1109/TED.2013.2272789
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A compact scaling length model for tapered Tri-gate fin field-effect transistors (FinFETs) is presented based on a 3-D simulation and an analytic potential model. Short-channel effects (SCEs) of rectangular FinFETs can be controlled by designing the fin width, fin height, and gate length to satisfy scaling theory. Tapered FinFETs have a fin top width shorter than the fin bottom width, and they show a different dependence of subthreshold behaviors and SCEs compared to rectangular FinFETs. The proposed scaling length model for tapered FinFETs, expressed as a function of fin bottom width, fin height, and tapering angle, is presented based on the 3-D Poisson's equation and a non-Cartesian mesh. The dependence of the subthreshold behaviors of tapered FinFETs calculated with the proposed model is compared with that of rectangular FinFETs. We found that longer fin bottom widths and fin heights of tapered FinFETs can be designed by applying the proposed scaling length model for the scaling parameter.
引用
收藏
页码:2721 / 2727
页数:7
相关论文
共 50 条
  • [31] Performance analysis of triple material tri gate TFET using 3D analytical modelling and TCAD simulation
    Komalavalli, S.
    Samuel, T. S. Arun
    Vimala, P.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 110
  • [32] A 3D Analytical Modeling of Dual-Metal Tri-Gate Silicon-On-Nothing Tunneling Field Effect Transistor
    Mitra, Esita
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 115 - 123
  • [33] 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects
    Banerjee, Pritha
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 631 - 639
  • [34] A surface potential model for tri-gate metal oxide semiconductor field effect transistor: Analysis below 10 nm channel length
    Panchanan, Suparna
    Maity, Reshmi
    Baishya, Srimanta
    Maity, Niladri Pratap
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2021, 24 (04): : 879 - 889
  • [35] 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects
    Pritha Banerjee
    Subir Kumar Sarkar
    Journal of Computational Electronics, 2017, 16 : 631 - 639
  • [36] Experimental Study of Reliabilities in Tri-gate Nanowire Transistor ∼What is Main Reliability Issue in 3D Transistor?∼
    Ota, Kensuke
    Tanaka, Chika
    Matsushita, Daisuke
    Numata, Toshinori
    Saitoh, Masumi
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [37] 3D Simulation of Fin Geometry Influence on Corner Effect in Multifin Dual and Tri-Gate Silicon-on-Insulator-FinFETs
    Khatir, A. N. Moulai
    Guen-Bouazza, A.
    Bouazza, B.
    JOURNAL OF ADVANCED PHYSICS, 2014, 3 (01) : 19 - 22
  • [38] A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges
    Sriram, S. R.
    Bindu, B.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (01) : 37 - 45
  • [39] 3D-simulation design of a high current capacity GaN tri-gate power device with integrated parasitic bipolar junction
    Song, Chuan
    Yang, Wen
    Jiang, Huaxing
    Li, Bin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2025, 40 (01)
  • [40] A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges
    S. R. Sriram
    B. Bindu
    Journal of Computational Electronics, 2019, 18 : 37 - 45