Study on a Scaling Length Model for Tapered Tri-Gate FinFET Based on 3-D Simulation and Analytical Analysis

被引:32
|
作者
Ko, Myung-Dong [1 ]
Sohn, Chang-Woo [1 ]
Baek, Chang-Ki [2 ]
Jeong, Yoon-Ha [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea
[2] Pohang Univ Sci & Technol, Dept Creat IT Engn, Pohang 790784, South Korea
关键词
3-D Poisson's equation; non-Cartesian mesh; scaling length; short-channel effects (SCEs); tapered fin; tri-gate FinFET; SOI;
D O I
10.1109/TED.2013.2272789
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A compact scaling length model for tapered Tri-gate fin field-effect transistors (FinFETs) is presented based on a 3-D simulation and an analytic potential model. Short-channel effects (SCEs) of rectangular FinFETs can be controlled by designing the fin width, fin height, and gate length to satisfy scaling theory. Tapered FinFETs have a fin top width shorter than the fin bottom width, and they show a different dependence of subthreshold behaviors and SCEs compared to rectangular FinFETs. The proposed scaling length model for tapered FinFETs, expressed as a function of fin bottom width, fin height, and tapering angle, is presented based on the 3-D Poisson's equation and a non-Cartesian mesh. The dependence of the subthreshold behaviors of tapered FinFETs calculated with the proposed model is compared with that of rectangular FinFETs. We found that longer fin bottom widths and fin heights of tapered FinFETs can be designed by applying the proposed scaling length model for the scaling parameter.
引用
收藏
页码:2721 / 2727
页数:7
相关论文
共 50 条
  • [21] 3D-Monte Carlo study of short channel tri-gate nanowire MOSFETs
    David, J. K.
    Register, L. F.
    Banerjee, S. K.
    SOLID-STATE ELECTRONICS, 2011, 61 (01) : 7 - 12
  • [22] 3D thermal conduction in a nanoscale Tri-Gate MOSFET based on single-phase-lag model
    Nasri, Faouzi
    Ben Aissa, Mohamed Fadhel
    Gazzah, Mohamed Hichem
    Belmabrouk, Hafedh
    APPLIED THERMAL ENGINEERING, 2015, 91 : 647 - 653
  • [23] A Quasi-3-D Scaling Length Model for Trapezoidal FinFET and Its Application to Subthreshold Behavior Analysis
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (02) : 281 - 289
  • [24] 3D analytical modeling and electrical characteristics analysis of gate-engineered SiO2/HfO2-stacked tri-gate TFET
    Dinesh Kumar Dash
    Priyanka Saha
    Aman Mahajan
    Tripty Kumari
    Subir Kumar Sarkar
    Indian Journal of Physics, 2020, 94 : 219 - 232
  • [25] 3D analytical modeling and electrical characteristics analysis of gate-engineered SiO2/HfO2-stacked tri-gate TFET
    Dash, Dinesh Kumar
    Saha, Priyanka
    Mahajan, Aman
    Kumari, Tripty
    Sarkar, Subir Kumar
    INDIAN JOURNAL OF PHYSICS, 2020, 94 (02) : 219 - 232
  • [26] Simulation of high-power 4H-SiC MESFETs with 3D tri-gate structure
    Zhang, J.
    Zhang, B.
    Li, Z.
    ELECTRONICS LETTERS, 2007, 43 (12) : 692 - 694
  • [27] Simulation of Improved 3D tri-gate 4H-SiC MESFETs with Recessed Drift Region
    Zhang, Jinping
    Zhang, Bo
    Li, Zhaoji
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2, 2008, : 1429 - 1432
  • [28] Fully 3D self-consistent quantum transport simulation of Double-gate and Tri-gate 10 nm FinFETs
    Khan, H.
    Mamaluy, D.
    Vasileska, D.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (03) : 346 - 349
  • [29] Fully 3D self-consistent quantum transport simulation of Double-gate and Tri-gate 10 nm FinFETs
    H. Khan
    D. Mamaluy
    D. Vasileska
    Journal of Computational Electronics, 2008, 7 : 346 - 349
  • [30] 3D Modelling and Performance Analysis of Dual Material Tri-Gate Tunnel Field Effect Transistor
    Saha, Priyanka
    Sarkhel, Saheli
    Sarkar, Subir Kumar
    IETE TECHNICAL REVIEW, 2019, 36 (02) : 117 - 129