New Data Encoding Method with a Multi-Value Logic for Low Power Asynchronous Circuit Design

被引:0
|
作者
Choi, Eun-Ju [1 ]
Lee, Je-Hoon [2 ]
Cho, Kyoung-Rok [1 ]
机构
[1] Chungbuk Natl Univ, Comp & Commun Lab, 12 Gaeshin Dong, Cheongju, South Korea
[2] Univ So Calif, Dept EE, Los Angeles, CA 90089 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an asynchronous encoding scheme using a MVL(Multi-Value Logic). This scheme reduces not only the number of wires but also the switching activities. It is achieved by the two proposed data encoding methods, RT/NRT(Return to Ternary/Non Return to Ternary) encoding and hybrid ternary one. Conventional ternary encoding makes all data lines to intermediate to generate completion signal. In RT/NRT encoding, however, data lines with transferring zero do not change to intermediate value in order to to reduce the switching activities. In hybrid tertiary encoding, it needs only two half-swing to transfer 2-bit data. Indeed, it only needs two lines. As the results, a RT/NRT encoding shows 25%. reduction in the signal transition and it achieve power reduction about 27%. comparing to the conventional ternary one. In addition, a hybrid ternary encoding achieves 23% energy reduction.
引用
收藏
页码:25 / +
页数:2
相关论文
共 50 条
  • [1] Digital Multi-Value Logic Gates for Monolithic GaN Power ICs
    Wang, Mcngqi
    Ng, Wai Tung
    Tzou, Jerry
    Huang, Wen-Hsien
    Shen, Chang-Hong
    Shieh, Jia-Ming
    Yeh, Wen-Kuan
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 282 - 285
  • [2] Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power
    Bailey, Andrew
    Al Zahrani, Ahmad
    Fu, Guoyuan
    Di, Jia
    Smith, Scott
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 337 - 348
  • [3] A New Data Encoding Scheme using Multi-Valued Logic for an Asynchronous Handshake Protocol
    Song, Sung-Gun
    Park, Seong-Mo
    Oh, Myeong-Hoon
    18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [4] Low Power Asynchronous Circuit Design Methodology using a new Single Gate Sleep Convention Logic (SG-SCL)
    Lee, Jin Kyung
    Kim, Kyung Ki
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 317 - 320
  • [5] A new low power current steering logic circuit for the design of digital subsystem
    Kumar, Mithilesh
    Mondal, Abir J.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (03) : 497 - 519
  • [6] Ultra low power design of multi-valued logic circuit for binary interfaces
    Jhamb, Mansi
    Mohan, Ratnesh
    JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2022, 34 (08) : 5578 - 5586
  • [7] A CMOS adiabatic logic for low power circuit design
    Song, HS
    Kang, JK
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 348 - 351
  • [8] Design of Ultra Low Power Asynchronous Domino Logic Pipeline Using Critical Data Path
    Nirmala, K.
    Babu, P. Prasanth
    Prasanth, K.
    Kumar, D. Maruthi
    EMERGING TRENDS IN ELECTRICAL, COMMUNICATIONS AND INFORMATION TECHNOLOGIES, 2017, 394 : 237 - 247
  • [9] Design of Low Power and Robust Asynchronous SRAM Generated Using AMC Involving SAHB Circuit with QDI Logic
    Vinay B.K.
    Mala S.P.
    Panchami S.V.
    Journal of The Institution of Engineers (India): Series B, 2024, 105 (05) : 1213 - 1221
  • [10] Blockchain-based data sharing method for multi-value chain collaboration
    Zhang, Sin
    Gu, Fu
    Gu, Xinjian
    Ji, Yangjian
    Li, Linli
    Zheng, Fanying
    Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2024, 30 (10): : 3643 - 3657