Advanced Package Wiring Technology Solution for Heterogeneous Integration

被引:1
|
作者
Morikawa, Yasuhiro [1 ]
机构
[1] ULVAC Inc, Global Market & Technol Strategy Div, 2500 Hagisono, Chigasaki, Kanagawa 2538543, Japan
关键词
component; plasma etching; oeganic HDI; PWB panel; MCM;
D O I
10.23919/panpacific.2019.8696855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Smart ICT (Information and Communication Technology) such as "Big Data", "Cloud computing" and Smart Functionalities such as Stand-alone Self-activating MEMS/Sensors construct Smart Systems which enable IoT (Internet of Things), IoE (Internet of Everything) thus Smart Society. High-density Packaging technologies such as 3D, 2.5D packaging scheme basing on TSV (through-Si via) technology and PWB (printed wiring board) packaging as high-density interposer are among key technologies to satisfy the requirements from the both smart semiconductor devices for AI (artificial intelligence), and smart functional devices for "Edge-computing". Meanwhile MEMS/Sensors are required as multi-functionalities of stand-alone smart devices for wearable devices including smart phone, an important part of smart-systems. Thus, the demand of high density FO-SiP (fan-out system in packaging) is growing. In order to accomplish high-density packaging as homogeneous and heterogeneous integration, miniaturization of wiring in organic package is needful to MCM (multi chip module) system fabrication on the PWB. To obtain vias in a build-up film, the laser drilling process is widely used but there are three major restricting difficulties. The first is that it is difficult to make fine vias and line / space because of laser wave length limitation. The second is that wet desmear process to remove smear for each generation's build-up films is also will be issue by swelling and silica-residue problem. And finally, such kind of technologies cannot intentionally control of surface roughness for build-up film. In this study, a fine via and line and space patterns processing below 10 mu m with low surface-roughness in a low-CTE (coefficient of thermal expansion) Build-up film was achieved by using a plasma dry process. That technology applications are dry desmear and dry etching for fan-out wiring fabrication.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] A study on the integration of holograms and package display technology
    Huang, Ya-Ling
    Ko, Peng-Tzu
    Huang, Ming-Hsia
    Chung, Pei-Chun
    Chen, Yi-Hui
    [J]. INNOVATION, COMMUNICATION AND ENGINEERING, 2014, : 509 - 512
  • [22] High-Density Fan-Out Technology for Advanced SiP and Heterogeneous Integration
    Do, WonChul
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 138 - 141
  • [23] Program package: Substation wiring
    Kolysh, A
    [J]. SOFTWARE FOR ELECTRICAL ENGINEERING ANALYSIS AND DESIGN, 1996, : 459 - 466
  • [24] Advanced engineering ceramics for semiconductor package technology
    Kim, Hee Seung
    Seo, Mi Young
    Kim, Ik Jin
    [J]. High-Performance Ceramics IV, Pts 1-3, 2007, 336-338 : 1155 - 1158
  • [25] A Novel System-in-Package using High-Density Fan-out Technology for Heterogeneous Integration
    Son, SeungNam
    Yoo, HoDol
    Kim, Ji Hyun
    Kim, JooHyun
    Lee, DooWon
    Do, WonChul
    Ra, Yun
    So, KwangSup
    Paik, WooHyun
    Lee, KangWook
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 230 - 232
  • [26] Copper Bonding Technology in Heterogeneous Integration
    Lee, Yoon-Gu
    McInerney, Michael
    Joo, Young-Chang
    Choi, In-Suk
    Kim, Sarah Eunkyung
    [J]. ELECTRONIC MATERIALS LETTERS, 2024, 20 (01) : 1 - 25
  • [27] Copper Bonding Technology in Heterogeneous Integration
    Yoon-Gu Lee
    Michael McInerney
    Young-Chang Joo
    In-Suk Choi
    Sarah Eunkyung Kim
    [J]. Electronic Materials Letters, 2024, 20 : 1 - 25
  • [28] Reconstituted wafer technology for heterogeneous integration
    Quévy, EP
    Howe, RT
    King, TJ
    [J]. MEMS 2006: 19TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2006, : 302 - 305
  • [29] Heterogeneous Integration - A Key Enabling Technology
    Aschenbrenner, Rolf
    [J]. PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [30] Advanced Package FAB Solutions(APFS) for Chiplet Integration
    Yoon, Seung Wook
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,