Advanced Package Wiring Technology Solution for Heterogeneous Integration

被引:1
|
作者
Morikawa, Yasuhiro [1 ]
机构
[1] ULVAC Inc, Global Market & Technol Strategy Div, 2500 Hagisono, Chigasaki, Kanagawa 2538543, Japan
关键词
component; plasma etching; oeganic HDI; PWB panel; MCM;
D O I
10.23919/panpacific.2019.8696855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Smart ICT (Information and Communication Technology) such as "Big Data", "Cloud computing" and Smart Functionalities such as Stand-alone Self-activating MEMS/Sensors construct Smart Systems which enable IoT (Internet of Things), IoE (Internet of Everything) thus Smart Society. High-density Packaging technologies such as 3D, 2.5D packaging scheme basing on TSV (through-Si via) technology and PWB (printed wiring board) packaging as high-density interposer are among key technologies to satisfy the requirements from the both smart semiconductor devices for AI (artificial intelligence), and smart functional devices for "Edge-computing". Meanwhile MEMS/Sensors are required as multi-functionalities of stand-alone smart devices for wearable devices including smart phone, an important part of smart-systems. Thus, the demand of high density FO-SiP (fan-out system in packaging) is growing. In order to accomplish high-density packaging as homogeneous and heterogeneous integration, miniaturization of wiring in organic package is needful to MCM (multi chip module) system fabrication on the PWB. To obtain vias in a build-up film, the laser drilling process is widely used but there are three major restricting difficulties. The first is that it is difficult to make fine vias and line / space because of laser wave length limitation. The second is that wet desmear process to remove smear for each generation's build-up films is also will be issue by swelling and silica-residue problem. And finally, such kind of technologies cannot intentionally control of surface roughness for build-up film. In this study, a fine via and line and space patterns processing below 10 mu m with low surface-roughness in a low-CTE (coefficient of thermal expansion) Build-up film was achieved by using a plasma dry process. That technology applications are dry desmear and dry etching for fan-out wiring fabrication.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Fan-out package substrate wiring technology solution for heterogeneous integration SIP
    Morikawa, Yasuhiro
    [J]. Journal of Japan Institute of Electronics Packaging, 2019, 22 (05): : 405 - 410
  • [2] Encapsulated Organic Package Technology for Wideband Integration of Heterogeneous MMICs
    Pavlidis, Spyridon
    Alexopoulos, George
    Ulusoy, Ahmet Cagri
    Cho, Moon-Kyu
    Papapolymerou, John
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (02) : 438 - 448
  • [3] Advanced System in Package Enabled by Wafer Level Heterogeneous Integration of Chiplets
    Bhattacharya, S.
    Lim, T. G.
    Ho, D.
    Chui, K. J.
    Zhang, X. W.
    Rotaru, M. D.
    Sajay, B. G.
    Chai, T. C.
    Chong, S. C.
    Li, H. Y.
    Lim, S.
    Wang, X. Y.
    Jong, M. C.
    Sekhar, V. N.
    Dutta, R.
    Rao, Vempati S.
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [4] Board level underfill solution for Chiplet Design and Heterogeneous Integration package
    Yang, Qingxu
    Hu, Xiaolong
    Lu, Jing
    Zhang, Qian
    Edwards, David
    Zhu, Huijia
    Pang, Lingyun
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [5] Advanced Heterogeneous Integration Technology Trend for Cloud and Edge
    Yu, Douglas C. H.
    [J]. 2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 4 - 5
  • [6] ADVANCED RDL INTERPOSER PKG TECHNOLOGY FOR HETEROGENEOUS INTEGRATION
    Jang, Jae-gwon
    Suk, Kyoung-lim
    Lee, Seok-hyun
    Park, Jin-woo
    Jeon, Gwang-jae
    Park, Jung-ho
    Jin, Jeong-gi
    Lee, Su-chang
    Kim, Gyoung-bum
    Choi, Joo-yeon
    Kim, Dae-woo
    Oh, Dan
    Choi, Won-kyoung
    [J]. 2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2020,
  • [7] Advanced Packaging Technology Platforms for Chiplets and Heterogeneous Integration
    Cao, Lihong
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [8] 3D Advanced Integration Technology for Heterogeneous Systems
    Vivet, Pascal
    Bernard, Christian
    Clermidy, Fabien
    Dutoit, Denis
    Guthmuller, Eric
    Panades, Ivan-Miro
    Pillonnet, G.
    Thonnart, Yvain
    Garnier, Arnaud
    Lattard, Didier
    Jouve, Amandine
    Bana, Franck
    Mourier, Thierry
    Cheramy, Severine
    [J]. 2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [9] A Heterogeneous Integration Management for Semiconductor Package
    Fang, Jen-Kuang
    Fong, Cher-Min
    Lin, I-Ting
    Yang, Phu-Han
    Lu, Wen-Long
    Yang, Peng
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [10] Superior microstructures for advanced package integration
    Delmdahl, R. F.
    Paetzel, R.
    Brune, J.
    Mueller, D.
    [J]. LASER-BASED MICRO- AND NANOPROCESSING XIV, 2020, 11268