共 50 条
- [1] Novel wafer dicing and chip thinning technologies realizing high chip strength [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1623 - +
- [2] Novel wafer dicing and chip thinning technologies realizing high chip strength [J]. ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 281 - +
- [3] Development of wafer thinning and dicing technology for thin wafer [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 294 - 297
- [4] The evaluation of wafer thinning and singulating processes to enhance chip strength [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1526 - 1530
- [5] ULTRA WAFER THINNING AND DICING TECHNOLOGY FOR STACKED DIE PACKAGES [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
- [6] Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength [J]. SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 141 - 150
- [7] WAFER THINNING AND DICING TECHNOLOGY FOR 3D NAND FLASH [J]. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
- [9] A Review of Wafer Bonding Materials and Characterizations to enable Wafer Thinning, Backside Processing, and Laser Dicing [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 164 - 164