Study on the effects of wafer thinning and dicing on chip strength

被引:19
|
作者
Chen, SL
Tsai, CZ
Wu, EB
Shih, IG
Chen, YN
机构
[1] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
[2] Macronix Int Co Ltd, Hsinchu 300, Taiwan
[3] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
来源
关键词
backside mechanical grinding; chip strength; dicing; plasma etching; polishing; weak regions;
D O I
10.1109/TADVP.2005.849552
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Die cracking is an annoying problem in the packaging industry. In this paper, we identified the weak regions, in terms of mechanical strength, in chips in a semiconductor wafer using the three-point bending test. The weak regions were observed in two sectors approximately 45 degrees wide, axisymmetric to the wafer center. The strength of the chips within these weak regions was about 30%-35% lower than the average chip strength of the whole wafer. The existence of these weak regions was related to spiral grinding marks, which, in turn, were formed by backside mechanical grinding. The probability distributions of the chip strength and the chip fragmentary pattern confirmed this relationship. When wafers were mechanically ground until they were 50-mu m thick, chip warpage was found to be oriented to the direction of the grinding marks. Meanwhile, by slowing the mechanical grinding speed by 50%, we were able to increase the average chip strength by 56%. Either plasma etching or polishing after mechanical grinding eliminated the weak regions, and the optimal amount of mechanical grinding and the polishing depths were observed, beyond which the chip strength would not increase. On the other hand, a preprocess for blunting a new saw blade for chip dicing was found to be essential as the chip strength increased five-fold, whereas increasing the dicing speed or using dual saw instead of a single saw had only small effects on the chip strength degradation.
引用
收藏
页码:149 / 157
页数:9
相关论文
共 50 条
  • [1] Novel wafer dicing and chip thinning technologies realizing high chip strength
    Takyu, Shinya
    Kurosawa, Tetsuya
    Shimizu, Noriko
    Harada, Susumu
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1623 - +
  • [2] Novel wafer dicing and chip thinning technologies realizing high chip strength
    Takyu, Shinva
    Kurosawa, Tetsuya
    Shimizu, Noriko
    Harada, Susumu
    [J]. ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 281 - +
  • [3] Development of wafer thinning and dicing technology for thin wafer
    Miyazaki, Chuichi
    Shimamoto, Haruo
    Uematsu, Toshihide
    Abe, Yoshiyuki
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 294 - 297
  • [4] The evaluation of wafer thinning and singulating processes to enhance chip strength
    Chen, SL
    Kuo, TY
    Hu, HT
    Lin, JR
    Yu, SP
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1526 - 1530
  • [5] ULTRA WAFER THINNING AND DICING TECHNOLOGY FOR STACKED DIE PACKAGES
    Zhang, Renfu
    Liu, Hao
    Li, Bo
    Sugiya, Tetsukazu
    [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [6] Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength
    Yoshikawa, Kazuhiro
    Miyazaki, Takumi
    Watanabe, Naoya
    Aoyagi, Masahiro
    [J]. SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 141 - 150
  • [7] WAFER THINNING AND DICING TECHNOLOGY FOR 3D NAND FLASH
    Ma, Qian
    Lin, Jiantao
    Liu, Hao
    van Borkulo, Jeroen
    [J]. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [8] Precision techniques for whole wafer dicing and thinning of superconducting mixer circuits
    Bishop, WL
    Summers, DM
    Lichtenberger, AW
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 171 - 174
  • [9] A Review of Wafer Bonding Materials and Characterizations to enable Wafer Thinning, Backside Processing, and Laser Dicing
    Williams, G.
    O'Hara, P.
    Moore, J.
    Gordon, B.
    Rose, J.
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 164 - 164
  • [10] Morphological characterization and mechanical behavior by dicing and thinning on direct bonded Si wafer
    Inoue, Fumihiro
    Podpod, Arnita
    Peng, Lan
    Phommahaxay, Alain
    Rebibis, Kenneth June
    Uedono, Akira
    Beyne, Eric
    [J]. JOURNAL OF MANUFACTURING PROCESSES, 2020, 58 : 811 - 818