Study on the effects of wafer thinning and dicing on chip strength

被引:19
|
作者
Chen, SL
Tsai, CZ
Wu, EB
Shih, IG
Chen, YN
机构
[1] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
[2] Macronix Int Co Ltd, Hsinchu 300, Taiwan
[3] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
来源
关键词
backside mechanical grinding; chip strength; dicing; plasma etching; polishing; weak regions;
D O I
10.1109/TADVP.2005.849552
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Die cracking is an annoying problem in the packaging industry. In this paper, we identified the weak regions, in terms of mechanical strength, in chips in a semiconductor wafer using the three-point bending test. The weak regions were observed in two sectors approximately 45 degrees wide, axisymmetric to the wafer center. The strength of the chips within these weak regions was about 30%-35% lower than the average chip strength of the whole wafer. The existence of these weak regions was related to spiral grinding marks, which, in turn, were formed by backside mechanical grinding. The probability distributions of the chip strength and the chip fragmentary pattern confirmed this relationship. When wafers were mechanically ground until they were 50-mu m thick, chip warpage was found to be oriented to the direction of the grinding marks. Meanwhile, by slowing the mechanical grinding speed by 50%, we were able to increase the average chip strength by 56%. Either plasma etching or polishing after mechanical grinding eliminated the weak regions, and the optimal amount of mechanical grinding and the polishing depths were observed, beyond which the chip strength would not increase. On the other hand, a preprocess for blunting a new saw blade for chip dicing was found to be essential as the chip strength increased five-fold, whereas increasing the dicing speed or using dual saw instead of a single saw had only small effects on the chip strength degradation.
引用
收藏
页码:149 / 157
页数:9
相关论文
共 50 条
  • [41] Chip level evaluation of wafer-to-wafer direct bonding strength with bending test
    Baek, Kyungmin
    Kim, Juno
    Han, Min-Soo
    Lim, Kyeongbin
    Rhee, Daniel Minwoo
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 310 - 317
  • [42] Advanced Dicing Technologies for Combination of Wafer to Wafer and Collective Die to Wafer Direct Bonding
    Inoue, Fumihiro
    Phommahaxay, Alain
    Podpod, Arnita
    Suhard, Samuel
    Sleeckx, Erik
    Rebibis, Kenneth June
    Miller, Andy
    Beyne, Eric
    Hoshino, Hitoshi
    Moeller, Berthold
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 437 - 445
  • [43] Study on dynamic modeling and reliability analysis of wafer thinning process for TSV wafer
    Che, F. X.
    Lee, W. S. Vincent
    Zhang, Xiaowu
    [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 760 - 765
  • [44] Wafer dicing utilizing unique beam shapes
    Lizotte, Todd
    Ohar, Orest
    [J]. LASER BEAM SHAPING VIII, 2007, 6663
  • [45] Investigation of chipping and wear of silicon wafer dicing
    Lin, Jau-Wen
    Cheng, Ming-Hon
    [J]. JOURNAL OF MANUFACTURING PROCESSES, 2014, 16 (03) : 373 - 378
  • [46] Processing TSV wafer with stealth dicing technology
    Chen, Wan-Ting
    Lee, Mei-Chin
    Lin, Chun-Tang
    Yang, Ming-Hsien
    Lai, Jeng-Yuan
    [J]. 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [47] Stealth Dicing Challenges for MEMS Wafer Applications
    Cereno, Daniel Ismael
    Wickramanayaka, Sunil
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 358 - 363
  • [48] A clean wafer-scale chip-release process without dicing based on vapor phase etching
    Overstolz, T
    Clerc, PA
    Noell, W
    Zickar, M
    de Rooij, NF
    [J]. MEMS 2004: 17TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2004, : 717 - 720
  • [49] Stealth Dicing technology with SWIR laser realizing high throughput Si wafer dicing
    Nara, Yasunaga
    Kiyota, Hiroki
    [J]. LASER-BASED MICRO- AND NANOPROCESSING XII, 2018, 10520
  • [50] Study on Wafer Thinning Characteristics of Ultimate Diamond Disk
    Jin, Xu Xing
    [J]. MANUFACTURING ENGINEERING AND AUTOMATION II, PTS 1-3, 2012, 591-593 : 476 - 479