A Monolithic DC-70-GHz Broadband Distributed Amplifier Using 90-nm CMOS Process

被引:0
|
作者
Chen, Si-Hua [1 ]
Weng, Shou-Hsien [1 ]
Liu, Yu-Cheng [1 ]
Chang, Hong-Yeh [1 ]
Tsai, Jeng-Han [2 ]
Li, Meng-Han [1 ]
Huang, Shu-Yan [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Jhongli 32001, Taiwan
[2] Natl Taiwan Normal Univ, Dept Appl Elect Technol, Taipei, Taiwan
关键词
Cascaded single-stage amplifier (CSSDA); conventional distributed amplifier (CDA); CMOS; inductive peaking technique; and m-derived network;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A monolithic DC-70-GHz distributed amplifier (DA) using a 90-nm CMOS process is presented in this paper. The DA is composed of a cascaded single-stage distributed amplifier (CSSDA) and a conventional distributed amplifier (CDA). The CSSDA is adopted as the first-stage to increase the small-signal gain of the DA. The CDA is adopted as the secondstage for the higher output power. Moreover, the modified mderived network and inductive peaking technique are adopted to further extend the gain and bandwidth of the DA. The measured average small-signal gain is 13 dB with a small-signal bandwidth from DC to 70 GHz. The measured maximum output 1-dB compression point (OP1dB) is 1 dBm. The chip size of the proposed DA is 0.99 x 0.79 mm(2).
引用
收藏
页码:1511 / 1514
页数:4
相关论文
共 50 条
  • [31] Design of a Hybrid Controller ASIC for a VRM Using a 90-nm CMOS Process
    Tan, Chuen Ming
    Mazumder, Sudip K.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (09) : 2219 - 2230
  • [32] A Switchless Bidirectional Distributed Amplifier with 2-dB Gain Variation in One Decade Frequency Range in 90-nm CMOS Process
    Tsai, Wei-Hsuan
    Wang, Yunshan
    Wang, Huei
    2022 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2022), 2022, : 71 - 73
  • [33] A Modified ESD Clamp Circuit for 90-nm CMOS Process
    Liu, Hong-Xia
    Yang, Zhao-Nian
    Luo, Yi
    Liu, Chen
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 872 - 875
  • [34] A V-band Power Amplifier with 11.9 dB Gain in CMOS 90-nm Process Technology
    Wu, Ming-Wei
    Chiang, Yen-Chung
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 19 - 21
  • [35] A Transformer-Coupled Power Amplifier in 90-nm CMOS Process for V-band Applications
    Chen, Juo-Chen
    Chiu, Wei-Hsiang
    Chiang, Yen-Chung
    2017 IEEE ASIA PACIFIC MICROWAVE CONFERENCE (APMC), 2017, : 318 - 321
  • [36] A 5-GHz 20-dBm power amplifier with digitally assisted AM-PM correction in a 90-nm CMOS process
    Palaskas, Yorgos
    Taylor, Stewart S.
    Pellerano, Stefano
    Rippke, Ian
    Bishop, Ralph
    Ravi, Ashoke
    Lakdawala, Hasnain
    Soumyanath, K.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1757 - 1763
  • [37] A K-Band Power Amplifier with Adaptive Bias in 90-nm CMOS
    Liu, Jenny Yi-Chun
    Chan, Chin-Tung
    Hsu, Shawn S. H.
    2014 44TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2014, : 1376 - 1379
  • [38] A 0.6-22-GHz broadband CMOS distributed amplifier
    Liu, RC
    Deng, KL
    Wang, H
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 103 - 106
  • [39] A K-Band Power Amplifier with Adaptive Bias in 90-nm CMOS
    Liu, Jenny Yi-Chun
    Chan, Chin-Tung
    Hsu, Shawn S. H.
    2014 9TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE (EUMIC), 2014, : 432 - 435
  • [40] A 1 watt audio amplifier in a standard digital 90-nm CMOS technology
    Becker, R
    Groeneweg, W
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 255 - 258