A Hardware Implementation of SOM Neural Network Algorithm

被引：1

作者：

Yi, Qian ^{[1
]}

机构：

[1] Taishan Univ, Dept Informat Sci & Technol, Tai An, Shandong, Peoples R China

来源：

2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018) | 2018年

关键词：

SOM; FPGA; architecture; parallel;

D O I：

10.1109/SNSP.2018.00101

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Aiming at the real-time problem of SOM(Self-Organizing Feature Map) neural network algorithm based on FPGA(Field Programmable Gate Array), this paper analyzes the parallelism and resource reuse of algorithm process, presents a parallel architecture to implement the algorithm, and gives the hardware design method of the key modules in the architecture. It is simulated by Modelsim and runs on the FPGA development board. The experimental results show that the architecture can ensure the performance of neural network and the circuit has a high processing speed.

引用

页码：508 / 511

页数：4

共 50 条

[31] Neural network implementation of the BCJR algorithm
Sazli, Murat Husnu
Isik, Can
[J]. DIGITAL SIGNAL PROCESSING, 2007, 17 (01) : 353 - 359
[32] A novel hardware-oriented Kohonen SOM image compression algorithm and its FPGA implementation
Kurdthongmee, W.
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (10) : 983 - 994
[33] A genetic algorithm with SOM neural network clustering for multimodal function optimization
Kashtiban, Atabak Mashhadi
Khanmohammadi, Sohrab
[J]. JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2018, 35 (04) : 4543 - 4556
[34] A neural network algorithm for hardware-software verification
Rebaiaia, ML
Jaam, JM
Hasnah, AM
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 1332 - 1335
[35] A clustering algorithm for Chinese text based on SOM neural network and density
Meng, ZQ
Zhu, HC
Zhu, YH
Zhou, GG
[J]. ADVANCES IN NEURAL NETWORKS - ISNN 2005, PT 2, PROCEEDINGS, 2005, 3497 : 251 - 256
[36] BP-based supervised learning algorithm for multilayer photonic spiking neural network and hardware implementation
Zhang, Yahui
Xiang, Shuiying
Han, Yanan
Guo, Xingxing
Zhang, Wu
Tan, Qinggui
Han, Genquan
Hao, Yue
[J]. OPTICS EXPRESS, 2023, 31 (10): : 16549 - 16559
[37] Segmentation algorithm via Cellular Neural/Nonlinear Network: implementation on Bio-inspired hardware platform
Karabiber, Fethullah
Vecchio, Pietro
Grassi, Giuseppe
[J]. EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2011,
[38] Segmentation algorithm via Cellular Neural/Nonlinear Network: implementation on Bio-inspired hardware platform
Fethullah Karabiber
Pietro Vecchio
Giuseppe Grassi
[J]. EURASIP Journal on Advances in Signal Processing, 2011
[39] Implementation of the SoftMax Activation for Reconfigurable Neural Network Hardware Accelerators
Shatravin, Vladislav
Shashev, Dmitriy
Shidlovskiy, Stanislav
[J]. APPLIED SCIENCES-BASEL, 2023, 13 (23):
[40] A Quantized Neural Network Library for Proper Implementation of Hardware Emulation
Kiyama, Masato
Nakahara, Yasuhiro
Amagasaki, Motoki
Iida, Masahiro
[J]. 2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 136 - 140

← 1 2 3 4 5 →