A Hardware Implementation of SOM Neural Network Algorithm

被引：1
|
作者：
Yi, Qian [1 ]
机构：
[1] Taishan Univ, Dept Informat Sci & Technol, Tai An, Shandong, Peoples R China
来源：
2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018) | 2018年
关键词：
SOM; FPGA; architecture; parallel;
D O I：
10.1109/SNSP.2018.00101
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Aiming at the real-time problem of SOM(Self-Organizing Feature Map) neural network algorithm based on FPGA(Field Programmable Gate Array), this paper analyzes the parallelism and resource reuse of algorithm process, presents a parallel architecture to implement the algorithm, and gives the hardware design method of the key modules in the architecture. It is simulated by Modelsim and runs on the FPGA development board. The experimental results show that the architecture can ensure the performance of neural network and the circuit has a high processing speed.
引用
收藏
页码：508 / 511
页数：4
相关论文
共 50 条
  • [21] Hardware Implementation Design of Analog Sorting Neural Network
    Tymoshchuk, Pavlo V.
    Shatnyi, Sergiy V.
    [J]. 2015 XXTH IEEE INTERNATIONAL SEMINAR/WORKSHOP ON DIRECT AND INVERSE PROBLEMS OF ELECTROMAGNETIC AND ACOUSTIC WAVE THEORY, 2015, : 168 - 171
  • [22] Digital hardware implementation of a neural network used for classification
    Faiedh, H
    Gafsi, Z
    Torki, K
    Besbes, K
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 551 - 554
  • [23] Modified probabilistic neural network hardware implementation schemes
    Zaknich, A
    Attikiouzel, Y
    [J]. 1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 167 - 172
  • [24] Weight Quantization in Spiking Neural Network for Hardware Implementation
    Sulaiman, Muhammad Bintang Gemintang
    Juang, Kai-Cheung
    Lu, Chih-Cheng
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [25] Analog hardware implementation of the random neural network model
    Abdelbaki, H
    Gelenbe, E
    El-Khamy, SE
    [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 197 - 201
  • [26] Hardware implementation of deep neural network for seizure prediction
    Massoud, Yasmin M.
    Ahmad, Ahmad A.
    Abdelzaher, Mennatallah
    Kuhlmann, Levin
    Abd El Ghany, Mohamed A.
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 172
  • [27] Convolutional Neural Network Hardware Implementation for Flower Classification
    Trang Hoang
    Thinh Do Quang
    [J]. 2021 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2021), 2021, : 178 - 183
  • [28] Epilepsy Identification System with Neural Network Hardware Implementation
    Tsou, Chieh
    Liao, Chi-Chung
    Lee, Shuenn-Yuh
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 163 - 166
  • [29] Novel Benes Network Routing Algorithm and Hardware Implementation
    Nikolaidis, Dimitris
    Groumas, Panos
    Kouloumentas, Christos
    Avramopoulos, Hercules
    [J]. TECHNOLOGIES, 2022, 10 (01)
  • [30] Implementation of an Artificial Neural Network on a FPGA SOM for solving labyrinth paths
    Ivan, Callejas
    Juan, Pineros
    Juan, Rocha
    Ferney, Hernandez
    Fabio, Delgado
    [J]. 2013 II INTERNATIONAL CONGRESS OF ENGINEERING MECHATRONICS AND AUTOMATION (CIIMA), 2013,
12345