Analog performance investigation of misaligned double gate junctionless transistor

被引：19

作者：

Amin, S. Intekhab ^{[1
]}

Sarin, R. K. ^{[1
]}

机构：

[1] Dr BR Ambedkar Natl Inst Technol Jalandhar, Dept Elect & Commun Engn, Jalandhar 144011, India

来源：

JOURNAL OF COMPUTATIONAL ELECTRONICS | 2015年 / 14卷 / 03期

关键词：

Double gate inversion mode transistor (DGIMT); Double gate junctionless transistor (DGJLT); Gate misalignment; Transconductance (g(m)); Output conductance (g(ds)); Intrinsic gain (A(VO)); ELECTRIC-FIELD;

D O I：

10.1007/s10825-015-0705-1

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the analog performance of a misaligned double gate junctionless transistor (DGJLT) is demonstrated for the first time. The gate misalignment can occur on either source side (MA_S) or at drain side (MA_D). Since misalignment is a type of degradation that occurs during device fabrication, the idea behind this demonstration is to analyze the impact of gate misalignment on DGJLT. The analog performance parameters analyzed are, transconductance (g(m)), output conductance (g(ds)), early voltage (V-EA) and intrinsic gain (A(VO)). They are compared with a double gate inversion mode transistor (DGIMT) under same gate misalignment condition. A DGJLT is found to have better tolerance to gate misalignment compared to DGIMT. MA_S configuration of a DGJLT shows better analog performance compared to MA_D configuration where as for DGIMT it shows better performance for MA_D compared to MA_S configuration.

引用

页码：675 / 685

页数：11

共 50 条

[21] Design and Performance Analysis of Proposed Biosensor based on Double Gate Junctionless Transistor
Kaur, Pawandeep
Buttar, Avtar Singh
Raj, Balwinder
SILICON, 2022, 14 (10) : 5577 - 5584
[22] Implementation of Double-Gate Junctionless Transistor and its Circuit Performance Analysis
Joshi, Rhushikesh K.
Arjun, T. V.
Ahish, S.
Sharma, Dheeraj
Vasantha, M. H.
Kumar, Y. B. N.
PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 278 - 283
[23] Simulation of Dual Spacer Double Gate Junctionless Transistor
Jawade, Govind
Chavan, Y. V.
Wagaj, S. G.
2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2016,
[24] Performance Investigation of Charge Plasma Based Dual Material Gate Junctionless Transistor
Amin, S. Intekhab
Anand, Sunny
Sarin, R. K.
2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 167 - 172
[25] Radio frequency/analog and linearity performance of a junctionless double gate metal-oxide-semiconductor field-effect transistor
Baral, Biswajit
Biswal, Sudhansu Mohan
De, Debashis
Sarkar, Angsuman
SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2017, 93 (11): : 985 - 993
[26] Study of analog performance of common source amplifier using rectangular core-shell based double gate junctionless transistor
Narula, Vishal
Agarwal, Mohit
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (10)
[27] Impact of high k spacer on RF stability performance of double gate junctionless transistor
Raju, Veerati
Sivasankaran, K.
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2019, 32 (01)
[28] High Performance Dual Spacer Double Gate Junctionless Transistor for Digital Integrated Circuits
Jawade, Govind
Chavan, Y. V.
Wagaj, S. G.
2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 2, 2016, : 496 - 499
[29] Analog Performance of Bulk Planar Junctionless Transistor (BPJLT)
Baruah, Ratul Kumar
Paily, Roy P.
2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT), 2012,
[30] Impact of Non-Uniform Doping on the Reliability of Double Gate JunctionLess Transistor: A Numerical Investigation
Kumari, Vandana
Gupta, Mridula
Saxena, Manoj
IETE TECHNICAL REVIEW, 2022, 39 (04) : 817 - 826

← 1 2 3 4 5 →