Front-side Mid-Level Tungsten TSV Integration for High-Density 3D Applications

被引:0
|
作者
Mattis, Brian [1 ]
Soirez, Lovelace [1 ]
Bullock, Catherine [1 ]
Martini, Dave [1 ]
Jensen, Sara [2 ]
Levy, James [2 ]
Jones, Adam [2 ]
机构
[1] Novati Technol, 2706 Montopolis Dr, Austin, TX 78741 USA
[2] Sandia Natl Labs, POB 5800, Albuquerque, NM 87185 USA
关键词
TSV; Tungsten; TSV Reveal; Via-middle TSV; 3D Integration;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We demonstrate a front-side process integration method to insert high-density 1.2um diameter Tungsten (W) Through Silicon Vias (TSVs) into advanced-node logic wafers after metal-4. This late-TSV-middle approach offers the ability to build 3D technology into commercially available 90nm-node CMOS, while avoiding many of the challenges associated with TSV-last integrations. We also demonstrate a TSV-reveal process compatible with small-diameter W TSVs.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] High Density Backside Tungsten TSV for 3D Stacked ICs
    Blasa, Reynard
    Mattis, Brian
    Martini, Dave
    Lanee, Sidi
    Petteway, Carl
    Hong, Sangki
    Yi, Kangsoo
    [J]. 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [2] Front to backside alignment for TSV based 3D integration
    Windrich, Frank
    Schenke, Andreas
    [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [3] RGB-D Saliency Detection with 3D Cross-modal Fusion and Mid-level Integration
    Liu, Taoqi
    Li, Bo
    [J]. 2022 IEEE 34TH INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, ICTAI, 2022, : 1328 - 1335
  • [4] Motionlets: Mid-Level 3D Parts for Human Motion Recognition
    Wang, LiMin
    Qiao, Yu
    Tang, Xiaoou
    [J]. 2013 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2013, : 2674 - 2681
  • [5] Process Integration and Testing of TSV Si Interposers for 3D Integration Applications
    Lannon, J., Jr.
    Hilton, A.
    Huffman, A.
    Lueck, M.
    Vick, E.
    Goodwin, S.
    Cunningham, G.
    Malta, D.
    Gregory, C.
    Temple, D.
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 268 - 273
  • [6] Low-stress TSVs for high-density 3D integration
    Qiao, Jingping
    Jiao, Binbin
    Jia, Shiqi
    Liu, Ruiwen
    Yun, Shichang
    Kong, Yanmei
    Ye, Yuxin
    Du, Xiangbin
    Yu, Lihang
    Lu, Dichen
    Liu, Ziyu
    Wang, Jie
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 606 - 611
  • [7] 3D FPGA using high-density interconnect Monolithic Integration
    Turkyilmaz, Ogun
    Cibrario, Gerald
    Rozeau, Olivier
    Batude, Perrine
    Clermidy, Fabien
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [8] Fabrication of High-Density Microarchitected Tungsten via DLP 3D Printing
    Cai, Junyu
    Ma, Songhua
    Yi, Wenbin
    Wang, Jieping
    [J]. ADVANCED SCIENCE, 2024,
  • [9] High-density WGM probes generated by a ChG ring resonator for high-density 3D imaging and applications
    Youplao, Phichai
    Pornsuwancharoen, Nithiroth
    Suwanarat, Suksan
    Chaiwong, Khomyuth
    Jalil, Muhammad Arif
    Amiri, Iraj. S.
    Ali, Jalil
    Singh, Ghanshyam
    Yupapin, Preecha
    Grattan, Kenneth T. V.
    [J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (11) : 2689 - 2693
  • [10] High Density 3D Integration
    Yu, Roy
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 13 - 22