Built-in self-test for flash memory embedded in SoC

被引:0
|
作者
Banerjee, S [1 ]
Chowdhury, DR [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flash memories are a type of non-volatile memory, which are becoming more and more popularfor System-on-Chip. But, flash memories are suffered by different types of disturb faults. In the present paper, some new disturb faults that may appear in flash memory are proposed. A modifies March algorithm is developed to detect these faults. Finally, an embedded processor-based Built-In Self-Test (BIST) design is implemented for embedded memories. The proposed method utilizes the concept of reusing the processor in SoC environment. By reusing the embedded processor, the area overhead due to BIST can be reduced to a great extent. The area overhead is only due to the circuits required to design memory wrapper cell. The experimental results show that the area overhead due to BIST is less than 1% for a typical 256K flash memory.
引用
下载
收藏
页码:379 / +
页数:2
相关论文
共 50 条
  • [1] A Programmable Built-in Self-Test for Embedded Memory Cores
    Banerjee, Shibaji
    Chowdhury, Dipanwita Roy
    Bhattacharya, Bhargab B.
    IETE TECHNICAL REVIEW, 2007, 24 (07) : 287 - 311
  • [2] A Programmable Built-in Self-Test for Embedded Memory Cores
    Banerjee, Shibaji
    Chowdhury, Dipanwita Roy
    Bhattacharya, Bhargab B.
    IETE TECHNICAL REVIEW, 2007, 24 (04) : 287 - 311
  • [3] A parametric design of a built-in self-test FIFO embedded memory
    Barbagallo, S
    Bodoni, ML
    Medina, D
    DeBlasio, G
    Ferloni, M
    Fummi, F
    Sciuto, D
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 221 - 229
  • [4] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [5] CA Based Built-In Self-Test Structure For SoC
    Das, Sukanta
    Sikdar, Biplab K.
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 3 - +
  • [6] Functional Built-In Self-Test for Processor Cores in SoC
    Ubar, Raimund
    Indus, Viljar
    Kalmend, Oliver
    Evartson, Teet
    Orasson, Elmet
    2012 NORCHIP, 2012,
  • [7] Reduction of Area per Good Die for SoC Memory Built-In Self-Test
    Arai, Masayuki
    Endo, Tatsuro
    Iwasaki, Kazuhiko
    Nakao, Michinobu
    Suzuki, Iwao
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2463 - 2471
  • [8] New built-in self-test scheme for SoC interconnect
    Jutman, Artur
    Ubar, Raimund
    Raik, Jaan
    WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 4, 2005, : 19 - 24
  • [9] A programmable built-in self-test for embedded DRAMs
    Banerjee, S
    Chowdhury, DR
    Bhattacharya, BB
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 58 - 63
  • [10] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056