共 50 条
- [41] New features in Planar SiGe Channel Tunnel FETs Performance and Operation 2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
- [43] Improved Analytical Potential Modeling in Double-Gate Tunnel-FETs 2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 49 - 53
- [46] Roughness effect on the measurement of interface stress ACTA MATERIALIA, 2000, 48 (14) : 3641 - 3645
- [47] Opportunties and Challenges of Tunnel FETs 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 397 - 400
- [48] Compact Modeling of Intrinsic Capacitances in Double-Gate Tunnel-FETs 2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 140 - 143
- [49] Understanding of BTI for Tunnel FETs 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,