Modeling the Effect of Interface Roughness on the Performance of Tunnel FETs

被引:5
|
作者
Sant, Saurabh [1 ]
Schenk, Andreas [1 ]
机构
[1] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland
关键词
Tunnel transistors; interface roughness; field induced quantum confinement;
D O I
10.1109/LED.2016.2636658
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sub-band formation in the triangularlike potential well in the channel of a tunnel field effect transistor (TFET) results in a delayed onset of the vertical band-to-band tunneling (BTBT) and in a reduction of the on-current. Furthermore, the roughness of the oxide/semiconductor interface causes density-of-states (DOS) tails, i. e., a smoothing of the otherwise staircaseshaped 2DDOS in the TFET channel. The impact of interface roughnessismodeledsemi-classicallyusing Ind'sperturbation approach. The developedmodel for the combined effect of the channel quantization and interface roughness on TFET performance has been implemented in a commercial device simulator. Simulations of a TFET with predominantly vertical BTBT show that the sharp onset of tunneling, which ideally originates from the 2D-3D DOS matching, is smoothed by the interface roughness. This leads to a degradation of the sub-threshold swing of the transistor with increasing amplitude and decreasing auto-correlation length of the roughness.
引用
收藏
页码:258 / 261
页数:4
相关论文
共 50 条
  • [41] New features in Planar SiGe Channel Tunnel FETs Performance and Operation
    Le Royer, C.
    Hutin, L.
    Martinie, S.
    Nguyen, P.
    Barraud, S.
    Glowacki, F.
    Cristoloveanu, S.
    Vinet, M.
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [42] Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study
    Saeidi, Ali
    Jazaeri, Farzan
    Bellando, Francesco
    Stolichnov, Igor
    Luong, Gia V.
    Zhao, Qing-Tai
    Mantl, Siegfried
    Enz, Christian C.
    Ionescu, Adrian M.
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (10) : 1485 - 1488
  • [43] Improved Analytical Potential Modeling in Double-Gate Tunnel-FETs
    Graef, Michael
    Holtij, Thomas
    Hain, Franziska
    Kloes, Alexander
    Iniguez, Benjamin
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 49 - 53
  • [44] The effect of interface roughness on multilayer heterostructures
    Brown, Martyn Rowan
    Rees, Paul
    Cobley, Richard J.
    Teng, Kar Seng
    Wilks, Steve
    Hughes, Arwel
    JOURNAL OF APPLIED PHYSICS, 2007, 102 (11)
  • [45] Molecularly derived mesoscale modeling of an epoxy/Cu interface: Interface roughness
    Iwamoto, Nancy
    MICROELECTRONICS RELIABILITY, 2013, 53 (08) : 1101 - 1110
  • [46] Roughness effect on the measurement of interface stress
    Palasantzas, G
    De Hosson, JTM
    ACTA MATERIALIA, 2000, 48 (14) : 3641 - 3645
  • [47] Opportunties and Challenges of Tunnel FETs
    Datta, Suman
    Pandey, Rahul
    Mookerjea, Saurabh
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 397 - 400
  • [48] Compact Modeling of Intrinsic Capacitances in Double-Gate Tunnel-FETs
    Farokhnejad, A.
    Graef, M.
    Horst, F.
    Liu, C.
    Zhao, Q. T.
    Iniguez, B.
    Lime, F.
    Kloes, A.
    2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 140 - 143
  • [49] Understanding of BTI for Tunnel FETs
    Mizubayashi, W.
    Mori, T.
    Fukuda, K.
    Ishikawa, Y.
    Morita, Y.
    Migita, S.
    Ota, H.
    Liu, Y. X.
    O'uchi, S.
    Tsukada, J.
    Yamauchi, H.
    Matsukawa, T.
    Masahara, M.
    Endo, K.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [50] Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects
    Rassekh, Amin
    Jazaeri, Farzan
    Fathipour, Morteza
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4653 - 4659