共 50 条
- [21] Performance Analysis of Dielectric Engineered Negative Capacitance Tunnel FETs 2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
- [26] Noise behavior of vertical tunnel FETs under the influence of interface trap states MICROELECTRONICS JOURNAL, 2021, 114
- [29] Numerical Analysis and Analytical Modeling of RDF in DG Tunnel-FETs 2016 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2016), 2016, : 64 - 67