Modeling the Effect of Interface Roughness on the Performance of Tunnel FETs

被引:5
|
作者
Sant, Saurabh [1 ]
Schenk, Andreas [1 ]
机构
[1] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland
关键词
Tunnel transistors; interface roughness; field induced quantum confinement;
D O I
10.1109/LED.2016.2636658
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sub-band formation in the triangularlike potential well in the channel of a tunnel field effect transistor (TFET) results in a delayed onset of the vertical band-to-band tunneling (BTBT) and in a reduction of the on-current. Furthermore, the roughness of the oxide/semiconductor interface causes density-of-states (DOS) tails, i. e., a smoothing of the otherwise staircaseshaped 2DDOS in the TFET channel. The impact of interface roughnessismodeledsemi-classicallyusing Ind'sperturbation approach. The developedmodel for the combined effect of the channel quantization and interface roughness on TFET performance has been implemented in a commercial device simulator. Simulations of a TFET with predominantly vertical BTBT show that the sharp onset of tunneling, which ideally originates from the 2D-3D DOS matching, is smoothed by the interface roughness. This leads to a degradation of the sub-threshold swing of the transistor with increasing amplitude and decreasing auto-correlation length of the roughness.
引用
收藏
页码:258 / 261
页数:4
相关论文
共 50 条
  • [21] Performance Analysis of Dielectric Engineered Negative Capacitance Tunnel FETs
    Harikumar, K. R.
    Das, Midhun P.
    Shikha, U. S.
    James, Rekha K.
    Pradeep, Anju
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
  • [22] Analog/RF performance of two tunnel FETs with symmetric structures
    Chen, Shupeng
    Liu, Hongxia
    Wang, Shulong
    Li, Wei
    Wang, Qianqiong
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 568 - 573
  • [23] Role of gate electrode in influencing interface trap sensitivity in SOI tunnel FETs
    Deb, Deepjyoti
    Goswami, Rupam
    Baruah, Ratul Kr
    Saha, Rajesh
    Kandpal, Kavindra
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2022, 32 (04)
  • [24] Methods to Enhance the Performance of InGaAs/InP Heterojunction Tunnel FETs
    Sant, Saurabh
    Schenk, Andreas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2169 - 2175
  • [25] Effect of Interface Roughness on Magnetoresistance and Magnetization Switching in Double-Barrier Magnetic Tunnel Junction
    Hwang, J. Y.
    Lee, S. Y.
    Lee, N. I.
    Yim, H. I.
    Kim, M. Y.
    Lee, W. C.
    Rhee, J. R.
    Chun, B. S.
    Kim, T. W.
    Kim, Y. K.
    Lee, S. S.
    Hwang, D. G.
    Ri, E. J.
    IEEE TRANSACTIONS ON MAGNETICS, 2009, 45 (06) : 2396 - 2398
  • [26] Noise behavior of vertical tunnel FETs under the influence of interface trap states
    Wangkheirakpam, Vandana Devi
    Bhowmick, Brinda
    Pukhrambam, Puspa Devi
    MICROELECTRONICS JOURNAL, 2021, 114
  • [27] RF Performance and Avalanche Breakdown Analysis of InN Tunnel FETs
    Ghosh, Krishnendu
    Singisetti, Uttam
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (10) : 3405 - 3410
  • [28] Interface Traps in InAs Nanowire Tunnel-FETs and MOSFETs-Part I: Model Description and Single Trap Analysis in Tunnel-FETs
    Pala, Marco G.
    Esseni, David
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2795 - 2801
  • [29] Numerical Analysis and Analytical Modeling of RDF in DG Tunnel-FETs
    Graef, Michael
    Hain, Franziska
    Hosenfeld, Fabian
    Horst, Fabian
    Farokhnejad, Atieh
    Iniguez, Benjamin
    Kloes, Alexander
    2016 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2016), 2016, : 64 - 67
  • [30] Investigation of Line-edge Roughness Effects on Electrical Characteristics of Nanowire Tunnel FETs and MOSFETs
    Kim, Jang Hyun
    Lee, Min Gyu
    Shin, Seong-Su
    Kim, Sangwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (01) : 41 - 46