Modeling the Effect of Interface Roughness on the Performance of Tunnel FETs

被引:5
|
作者
Sant, Saurabh [1 ]
Schenk, Andreas [1 ]
机构
[1] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland
关键词
Tunnel transistors; interface roughness; field induced quantum confinement;
D O I
10.1109/LED.2016.2636658
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sub-band formation in the triangularlike potential well in the channel of a tunnel field effect transistor (TFET) results in a delayed onset of the vertical band-to-band tunneling (BTBT) and in a reduction of the on-current. Furthermore, the roughness of the oxide/semiconductor interface causes density-of-states (DOS) tails, i. e., a smoothing of the otherwise staircaseshaped 2DDOS in the TFET channel. The impact of interface roughnessismodeledsemi-classicallyusing Ind'sperturbation approach. The developedmodel for the combined effect of the channel quantization and interface roughness on TFET performance has been implemented in a commercial device simulator. Simulations of a TFET with predominantly vertical BTBT show that the sharp onset of tunneling, which ideally originates from the 2D-3D DOS matching, is smoothed by the interface roughness. This leads to a degradation of the sub-threshold swing of the transistor with increasing amplitude and decreasing auto-correlation length of the roughness.
引用
收藏
页码:258 / 261
页数:4
相关论文
共 50 条
  • [1] Modeling the Effect of Surface Roughness on the Performance of Line Tunnel FETs
    Sant, Saurabh
    Schenk, Andreas
    2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 50 - 53
  • [2] Interface roughness effects on the performance of magnetic tunnel junctions
    Zhang, Zongzhi
    Zhao, Hui
    Ren, Yang
    Ma, B.
    Jin, Q. Y.
    THIN SOLID FILMS, 2007, 515 (7-8) : 3941 - 3945
  • [3] Modeling the Influence of Interface Traps on the Transfer Characteristics of In As Tunnel-FETs and MOSFETs
    Pala, M. G.
    Esseni, D.
    DIELECTRICS FOR NANOSYSTEMS 6: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2014, 61 (02): : 237 - 251
  • [4] Compact Modeling of Homojunction Tunnel FETs
    Biswas, Arnab
    Dagtekin, Nilay
    Alper, Cem
    De Michielis, Luca
    Bazigos, Antonios
    Grabinski, Wladek
    Ionescu, Adrian
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 54 - 57
  • [5] Impact of Interface Traps and Surface Roughness on the Device Performance of Stacked-Nanowire FETs
    Park, Jinyoung
    Shin, Changhwan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 4025 - 4030
  • [6] Modeling of Parallel Electric Field Tunnel FETs
    Fukuda, K.
    Morita, Y.
    Mori, T.
    Mizubayashi, W.
    Masahara, M.
    Yasuda, T.
    Migita, S.
    Ota, H.
    18TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2015), 2015,
  • [7] Surface-Roughness-Induced Variability in Nanowire InAs Tunnel FETs
    Conzatti, F.
    Pala, M. G.
    Esseni, D.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) : 806 - 808
  • [8] Advanced analytical modeling of double-gate Tunnel-FETs - A performance evaluation
    Graef, Michael
    Hosenfeld, Fabian
    Horst, Fabian
    Farokhnejad, Atieh
    Hain, Franziska
    Iniguez, Benjamin
    Kloes, Alexander
    SOLID-STATE ELECTRONICS, 2018, 141 : 31 - 39
  • [9] Modeling of High-Performance p-Type IIIV Heterojunction Tunnel FETs
    Knoch, Joachim
    Appenzeller, Joerg
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (04) : 305 - 307
  • [10] Interface roughness effects on transport in tunnel structures
    Ting, DZY
    McGill, TC
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1996, 14 (04): : 2790 - 2793