A Thermally Friendly Bonding Scheme for 3D System Integration

被引:2
|
作者
Kuo, Gordon [1 ]
Chen, Chih-Yuan [1 ]
Hsieh, Cheng-Chieh [1 ]
Lee, Chung-Ju [1 ]
Wu, Jason [1 ]
Cui, Ji James [1 ]
Kuo, Yen-Liang [1 ]
Tug, Chih- Hang [1 ]
Ku, Terry [1 ]
Tsai, Chung-Hao [1 ]
Yee, Kuo-Chung [1 ]
Yu, Douglas C. N. [1 ]
机构
[1] Taiwan Semicond Mfg Co Ltd, Hsinchu, Taiwan
关键词
thermal enhancement; SoIC; bonding; 3D system integration; energy efficient;
D O I
10.1109/ECTC51909.2023.00339
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A thermally friendly SolC bonding scheme, TSV-BPM bonding, is proposed to address the heat dissipation predicament usually encountered in a typical 3D stacking architecture. The bonding interfaces in the heat dissipation path contributes a significant portion of the overall thermal resistance. The proposed TSV-BPM bonding scheme eliminates the bonding pad on the TSV side, so a thinner bonding film is allowed for a lower thermal resistance. A Silicon Thermal Enhancement Module (STEM) with an ultra-thin bonding film is integrated into the modified Sol C structure to further enhance the thermal performance. More than 20% reduction in the overall thermal resistance by adopting a 20% thick bonding film can be expected based on the numerical simulation result. Three critical process steps, including backside planarization for reconstruction, TSV-BPM bonding interface formation, and STEM integration (dielectric thin film bonding), were carefully inspected. The outcomes are encouraging, meaning there is no showstopper to a robust and reliable TSV-BPM bonding result. All the integration processes presented in this study were carried out with low thermal budget to minimize the drift in device performance by the accumulated thermal impact. In addition, the elimination of the bonding pad also results in a significant reduction in the parasitic resistance. The energy required for the inter-chip data movement can thus be significantly cut down, making the proposed TSV-BPM bonding scheme an energy-efficient 3D system integration technology.
引用
收藏
页码:1973 / 1976
页数:4
相关论文
共 50 条
  • [1] Hybrid Bonding for 3D Integration
    Fujino M.
    [J]. Journal of Japan Institute of Electronics Packaging, 2023, 26 (04) : 374 - 379
  • [2] Copper direct bonding for 3D integration
    Gueguen, Pierric
    Di Cioccio, Lea
    Rivoire, Maurice
    Scevola, Daniel
    Zussy, Marc
    Charvet, Anne Marie
    Bally, Laurent
    Lafond, Dominique
    Clavelier, Laurent
    [J]. PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 61 - +
  • [3] Detection of bonding voids for 3D integration
    Chen, Cong
    Van den Heuvel, Dieter
    Beggiato, Matteo
    Altintas, Bensu Tunca
    Moussa, Alain
    Vandooren, Anne
    Baudemprez, Bart
    Schobitz, Michael
    Khaldi, Wassim
    Bogdanowicz, Janusz
    Beral, Christophe
    Charley, Anne-Laure
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVII, 2023, 12496
  • [4] 3D system integration
    Klumpp, Armin
    Merkel, Reinhard
    Ramm, Peter
    Wieland, Robert
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 70 - +
  • [5] Novel Interposer Scheme for 3D Integration
    Ko, C. T.
    Lo, W. C.
    [J]. PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 517 - 519
  • [6] Design Benefits of Hybrid Bonding for 3D Integration
    Nigussie, Theodros
    Pan, Tse-Han
    Lipa, Steve
    Pitts, W. Shepherd
    DeLaCruz, Javi
    Franzon, Paul
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1876 - 1881
  • [7] Low temperature bonding for 3D integration FOREWORD
    Fujino, Masahisa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (SF)
  • [8] Wafer bonding for 3D integration of MEMS/CMOS
    Gracias, Alison
    Castracane, Jarnes
    Xu, Bai
    [J]. RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/ MOEMS V, 2006, 6111
  • [9] Wafer and Die Bonding Technologies for 3D Integration
    Farrens, Shari
    [J]. MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 55 - 65
  • [10] Low Temperature Bonding for 3D Integration FOREWORD
    Suga, Tadatomo
    Shigekawa, Naoteru
    Higurashi, Eiji
    Shimatsu, Takehito
    Sugiyama, Masakazu
    Takagi, Hideki
    Toyoda, Noriaki
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (02)