Detection of bonding voids for 3D integration

被引:1
|
作者
Chen, Cong [1 ]
Van den Heuvel, Dieter [1 ]
Beggiato, Matteo [1 ]
Altintas, Bensu Tunca [1 ]
Moussa, Alain [1 ]
Vandooren, Anne [1 ]
Baudemprez, Bart [1 ]
Schobitz, Michael [2 ]
Khaldi, Wassim [2 ]
Bogdanowicz, Janusz [1 ]
Beral, Christophe [1 ]
Charley, Anne-Laure [1 ]
机构
[1] imec, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Unity SC, 611 Rue Aristide Berges, F-38330 Montbonnot St Martin, France
关键词
programmed bonding voids; scanning acoustic microscope; infrared microscope; high voltage scanning electron microscope; optical inspection; in-line inspection; non-destructive testing; 3D integration;
D O I
10.1117/12.2657950
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Wafer bonding is a key technology for many advanced chip technologies. For 3D integration, advanced stacking schemes and high-density packaging put a stringent requirement on the bonding reliability. Bonding quality can be characterized by the absence of voids at the bonding interface, as the voids delimit the complexity of the subsequent processing and integration steps. Therefore, in-line and non-destructive inspection techniques for void detection are crucial for early-stage detection and full process integration. In this work, we perform a comprehensive study on bonding void detection for 3D integration. We fabricate bonded Si wafers with programmed bonding voids with size from 10 nm to 20 mu m. We combine different inspection and review tools, including acoustic, optical, electron beam etc., for bonding void detection at different process steps of the fabrication with different top Si thicknesses.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Hybrid Bonding for 3D Integration
    Fujino, Masahisa
    [J]. Journal of Japan Institute of Electronics Packaging, 2023, 26 (04) : 374 - 379
  • [2] Copper direct bonding for 3D integration
    Gueguen, Pierric
    Di Cioccio, Lea
    Rivoire, Maurice
    Scevola, Daniel
    Zussy, Marc
    Charvet, Anne Marie
    Bally, Laurent
    Lafond, Dominique
    Clavelier, Laurent
    [J]. PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 61 - +
  • [3] Design Benefits of Hybrid Bonding for 3D Integration
    Nigussie, Theodros
    Pan, Tse-Han
    Lipa, Steve
    Pitts, W. Shepherd
    DeLaCruz, Javi
    Franzon, Paul
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1876 - 1881
  • [4] Low temperature bonding for 3D integration FOREWORD
    Fujino, Masahisa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (SF)
  • [5] Wafer bonding for 3D integration of MEMS/CMOS
    Gracias, Alison
    Castracane, Jarnes
    Xu, Bai
    [J]. RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/ MOEMS V, 2006, 6111
  • [6] Wafer and Die Bonding Technologies for 3D Integration
    Farrens, Shari
    [J]. MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 55 - 65
  • [7] Low Temperature Bonding for 3D Integration FOREWORD
    Suga, Tadatomo
    Shigekawa, Naoteru
    Higurashi, Eiji
    Shimatsu, Takehito
    Sugiyama, Masakazu
    Takagi, Hideki
    Toyoda, Noriaki
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (02)
  • [8] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311
  • [9] Low Temperature Bonding for 3D Integration FOREWORD
    Shigekawa, Naoteru
    Takagi, Hideki
    Fujino, Masahisa
    Higurashi, Eiji
    Nishiyama, Nobuhiko
    Shimatsu, Takehito
    Toyoda, Noriaki
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SB)
  • [10] 3D integration with TSV: temporary bonding and debonding
    Pargfrieder, Stefan
    Burggraf, Juergen
    Burgstaller, Daniel
    Privett, Mark
    Jouve, Amandine
    Henry, David
    Sillon, Nicolas
    [J]. SOLID STATE TECHNOLOGY, 2009, 52 (03) : 38 - +