Modularized Control Synthesis for Complex Signal Temporal Logic Specifications

被引:0
|
作者
Zhang, Zengjie [1 ]
Haesaert, Sofie [1 ]
机构
[1] Eindhoven Univ Technol, Dept Elect Engn, POB 513, NL-5600 MB Eindhoven, Netherlands
关键词
BARRIER FUNCTIONS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The control synthesis of a dynamic system subject to a signal temporal logic (STL) specification is commonly formulated as a mixed-integer linear/convex programming (MILP/ MICP) problem. Solving such a problem is computationally expensive when the specification is long and complex. In this paper, we propose a framework to transform a long and complex specification into separate forms in time, to be more specific, the logical combination of a series of short and simple subformulas with non-overlapping timing intervals. In this way, one can easily modularize the synthesis of a long specification by solving its short subformulas, which improves the efficiency of the control problem. We first propose a syntactic timing separation form for a type of complex specifications based on a group of separation principles. Then, we further propose a complete specification split form with subformulas completely separated in time. Based on this, we develop a modularized synthesis algorithm that ensures the soundness of the solution to the original synthesis problem. The efficacy of the methods is validated with a robot monitoring case study in simulation. Our work is promising to promote the efficiency of control synthesis for systems with complicated specifications.
引用
收藏
页码:7856 / 7861
页数:6
相关论文
共 50 条
  • [31] Switching Protocol Synthesis for Temporal Logic Specifications
    Liu, Jun
    Ozay, Necmiye
    Topcu, Ufuk
    Murray, Richard M.
    [J]. 2012 AMERICAN CONTROL CONFERENCE (ACC), 2012, : 727 - 734
  • [32] Dynamic Quantization based Control Synthesis for Signal Temporal Logics Specifications
    Tan, Li
    Ren, Wei
    Sun, Xi-Ming
    Xiong, Junlin
    [J]. IFAC PAPERSONLINE, 2023, 56 (02): : 10414 - 10420
  • [33] Control in Belief Space with Temporal Logic Specifications
    Vasile, Cristian-Ioan
    Leahy, Kevin
    Cristofalo, Eric
    Jones, Austin
    Schwager, Mac
    Belta, Calin
    [J]. 2016 IEEE 55TH CONFERENCE ON DECISION AND CONTROL (CDC), 2016, : 7419 - 7424
  • [34] Parameter Synthesis Through Temporal Logic Specifications
    Dang, Thao
    Dreossi, Tommaso
    Piazza, Carla
    [J]. FM 2015: FORMAL METHODS, 2015, 9109 : 213 - 230
  • [35] Temporal Robustness of Temporal Logic Specifications: Analysis and Control Design
    Rodionova, Alena
    Lindemann, Lars
    Morari, Manfred
    Pappas, George
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (01)
  • [36] Structured Reward Shaping using Signal Temporal Logic specifications
    Balakrishnan, Anand
    Deshmukh, Jyotirmoy
    [J]. 2019 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2019, : 3481 - 3486
  • [37] Mining of extended signal temporal logic specifications with ParetoLib 2.0
    Mambakam, Akshay
    Jarabo, Jose Ignacio Requeno
    Bakhirkin, Alexey
    Basset, Nicolas
    Dang, Thao
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2024, 62 (1-3) : 260 - 284
  • [38] Rewrite-Based Decomposition of Signal Temporal Logic Specifications
    Leahy, Kevin
    Mann, Makai
    Vasile, Cristian-Ioan
    [J]. NASA FORMAL METHODS, NFM 2023, 2023, 13903 : 224 - 240
  • [39] Runtime Assurance from Signal Temporal Logic Safety Specifications
    Baird, Luke
    Coogan, Samuel
    [J]. 2023 AMERICAN CONTROL CONFERENCE, ACC, 2023, : 3535 - 3540
  • [40] Receding Horizon Control With Online Barrier Function Design Under Signal Temporal Logic Specifications
    Charitidou, Maria
    Dimarogonas, Dimos V.
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2023, 68 (06) : 3545 - 3556