共 50 条
- [1] Robustness of temporal logic specifications [J]. FORMAL APPROACHES TO SOFTWARE TESTING AND RUNTIME VERIFICATION, 2006, 4262 : 178 - +
- [2] TLTk: A Toolbox for Parallel Robustness Computation of Temporal Logic Specifications [J]. RUNTIME VERIFICATION (RV 2020), 2020, 12399 : 404 - 416
- [5] Arithmetic-Geometric Mean Robustness for Control from Signal Temporal Logic Specifications [J]. 2019 AMERICAN CONTROL CONFERENCE (ACC), 2019, : 1690 - 1695
- [7] Control Design for Risk-Based Signal Temporal Logic Specifications [J]. IEEE CONTROL SYSTEMS LETTERS, 2020, 4 (04): : 1000 - 1005
- [8] Receding Horizon Control for Temporal Logic Specifications [J]. HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2010, : 101 - 110
- [9] Control in Belief Space with Temporal Logic Specifications [J]. 2016 IEEE 55TH CONFERENCE ON DECISION AND CONTROL (CDC), 2016, : 7419 - 7424
- [10] Temporal Relaxation of Signal Temporal Logic Specifications for Resilient Control Synthesis [J]. 2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 2890 - 2896