USING THE TEMPORAL LOGIC RDL FOR DESIGN SPECIFICATIONS

被引：0

作者：

GABBAY, D ^{[1
]}

HODKINSON, I ^{[1
]}

HUNTER, A ^{[1
]}

机构：

[1] UNIV LONDON IMPERIAL COLL SCI & TECHNOL,DEPT COMP,LONDON SW7 2AZ,ENGLAND

来源：

LECTURE NOTES IN COMPUTER SCIENCE | 1991年 / 491卷

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

In summary, RDL is an intuitionistic temporal logic for the specification of requirements and design of time-dependent systems. Coverage of RDL includes a backward chaining theorem prover for constructing a design from a requirement, and an execution mechanism for constructing a model of the design such that the model can be checked to satisfy the requirement at each point. A brief overview of executable temporal logic is presented together with a discussion of the advantages of an intuitionistic version. RDL is being developed as a formalism that would be appropriate for AI-based design support in engineering.

引用

页码：64 / 78

页数：15

共 50 条

[1] Temporal Robustness of Temporal Logic Specifications: Analysis and Control Design
Rodionova, Alena
Lindemann, Lars
Morari, Manfred
Pappas, George
[J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (01)
[2] Automated Testing with Temporal Logic Specifications for Robotic Controllers using Adaptive Experiment Design
Innes, Craig
Ramamoorthy, Subramanian
[J]. 2022 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, ICRA 2022, 2022, : 6814 - 6821
[3] Voltage Restoration in Microgrids using Temporal Logic Specifications
Taousser, Fatima Z.
Olama, Mohammed M.
Djouadi, Seddik M.
Zhang, Yichen
Xue, Yaosuo
Ollis, Ben
Tomsovic, Kevin
[J]. 2020 IEEE POWER & ENERGY SOCIETY INNOVATIVE SMART GRID TECHNOLOGIES CONFERENCE (ISGT), 2020,
[4] USING TEMPORAL LOGIC SPECIFICATIONS TO DEBUG PARALLEL PROGRAMS
FREY, M
WEININGER, A
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 39 (2-5): : 97 - 100
[5] Robustness of temporal logic specifications
Fainekos, Georgios E.
Pappas, George J.
[J]. FORMAL APPROACHES TO SOFTWARE TESTING AND RUNTIME VERIFICATION, 2006, 4262 : 178 - +
[6] Composition of temporal logic specifications
Alexander, A
[J]. APPLICATIONS AND THEORY OF PETRI NETS 2004, PROCEEDINGS, 2004, 3099 : 98 - 116
[7] Iterative Planner/Controller Design to Satisfy Signal Temporal Logic Specifications
Buyukkocak, Ali Tevfik
Seiler, Peter
Aksaray, Derya
Gupta, Vijay
[J]. 2023 AMERICAN CONTROL CONFERENCE, ACC, 2023, : 3516 - 3522
[8] Structured Reward Shaping using Signal Temporal Logic specifications
Balakrishnan, Anand
Deshmukh, Jyotirmoy
[J]. 2019 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2019, : 3481 - 3486
[9] Control Design for Risk-Based Signal Temporal Logic Specifications
Safaoui, Sleiman
Lindemann, Lars
Dimarogonas, Dimos, V
Shames, Iman
Summers, Tyler H.
[J]. IEEE CONTROL SYSTEMS LETTERS, 2020, 4 (04): : 1000 - 1005
[10] Syntroids: Synthesizing a Game for FPGAs using Temporal Logic Specifications
Geier, Gideon
Heim, Philippe
Klein, Felix
Finkbeiner, Bernd
[J]. 2019 FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2019, : 138 - 146

← 1 2 3 4 5 →