Parameter Synthesis Through Temporal Logic Specifications

被引:12
|
作者
Dang, Thao [1 ]
Dreossi, Tommaso [1 ,2 ]
Piazza, Carla [2 ]
机构
[1] VERIMAG, F-38610 Gieres, France
[2] Univ Udine, I-33100 Udine, Italy
来源
FM 2015: FORMAL METHODS | 2015年 / 9109卷
关键词
Parameter synthesis; STL; Biological systems; Reachability; ROBUSTNESS; DISCRETE;
D O I
10.1007/978-3-319-19249-9_14
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Parameters are often used to tune mathematical models and capture nondeterminism and uncertainty in physical and engineering systems. This paper is concerned with parametric nonlinear dynamical systems and the problem of determining the parameter values that are consistent with some expected properties. In our previous works, we proposed a parameter synthesis algorithm limited to safety properties and demonstrated its applications for biological systems. Here we consider more general properties specified by a fragment of STL (Signal Temporal Logic), which allows us to deal with complex behavioral patterns that biological processes exhibit. We propose an algorithm for parameter synthesis w.r.t. a property specified using the considered logic. It exploits reachable set computations and forward refinements. We instantiate our algorithm in the case of polynomial dynamical systems exploiting Bernstein coefficients and we illustrate it on an epidemic model.
引用
收藏
页码:213 / 230
页数:18
相关论文
共 50 条
  • [1] Parameter synthesis for Piecewise Affine systems from temporal logic specifications
    Yordanov, Boyan
    Belta, Calin
    [J]. HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2008, 4981 : 542 - 555
  • [2] Switching Protocol Synthesis for Temporal Logic Specifications
    Liu, Jun
    Ozay, Necmiye
    Topcu, Ufuk
    Murray, Richard M.
    [J]. 2012 AMERICAN CONTROL CONFERENCE (ACC), 2012, : 727 - 734
  • [3] Parameter Synthesis for Signal Temporal Logic
    Donze, Alexandre
    [J]. ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2014, (145): : 3 - +
  • [4] SYNTHESIS OF COMMUNICATING PROCESSES FROM TEMPORAL LOGIC SPECIFICATIONS
    MANNA, Z
    WOLPER, P
    [J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1984, 6 (01): : 68 - 93
  • [5] Reactive synthesis from interval temporal logic specifications
    Montanari, Angelo
    Sala, Pietro
    [J]. THEORETICAL COMPUTER SCIENCE, 2022, 899 : 48 - 79
  • [6] Reactive Planner Synthesis Under Temporal Logic Specifications
    Seong, Hyeonkyu
    Lee, Kyoungho
    Cho, Kyunghoon
    [J]. IEEE ACCESS, 2024, 12 : 13260 - 13276
  • [7] Synthesis of Shared Autonomy Policies With Temporal Logic Specifications
    Fu, Jie
    Topcu, Ufuk
    [J]. IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2016, 13 (01) : 7 - 17
  • [8] Temporal Relaxation of Signal Temporal Logic Specifications for Resilient Control Synthesis
    Buyukkocak, Ali Tevfik
    Aksaray, Derya
    [J]. 2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 2890 - 2896
  • [9] Robustness of temporal logic specifications
    Fainekos, Georgios E.
    Pappas, George J.
    [J]. FORMAL APPROACHES TO SOFTWARE TESTING AND RUNTIME VERIFICATION, 2006, 4262 : 178 - +
  • [10] Automatic Synthesis of Human Motion from Temporal Logic Specifications
    Althoff, Matthias
    Mayer, Matthias
    Mueller, Robert
    [J]. 2020 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2020, : 4040 - 4046