SYNTHESIS OF COMMUNICATING PROCESSES FROM TEMPORAL LOGIC SPECIFICATIONS

被引：199
|
作者：
MANNA, Z
WOLPER, P
机构：
[1] WEIZMANN INST SCI,IL-76100 REHOVOT,ISRAEL
[2] BELL TEL LABS INC,MURRAY HILL,NJ 07974
来源：
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS | 1984年 / 6卷 / 01期
关键词：
D O I：
10.1145/357233.357237
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：68 / 93
页数：26
相关论文
共 50 条
  • [1] Reactive synthesis from interval temporal logic specifications
    Montanari, Angelo
    Sala, Pietro
    [J]. THEORETICAL COMPUTER SCIENCE, 2022, 899 : 48 - 79
  • [2] Temporal linear logic specifications for concurrent processes
    Kanovich, M
    Ito, T
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 1997, : 48 - 57
  • [3] Automatic Synthesis of Human Motion from Temporal Logic Specifications
    Althoff, Matthias
    Mayer, Matthias
    Mueller, Robert
    [J]. 2020 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2020, : 4040 - 4046
  • [4] Synthesis of Reactive Switching Protocols From Temporal Logic Specifications
    Liu, Jun
    Ozay, Necmiye
    Topcu, Ufuk
    Murray, Richard M.
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2013, 58 (07) : 1771 - 1785
  • [5] Diagnosis and Repair for Synthesis from Signal Temporal Logic Specifications
    Ghosh, Shromona
    Sadigh, Dorsa
    Nuzzo, Pierluigi
    Raman, Vasumathi
    Donze, Alexandre
    Sangiovanni-Vincentelli, Alberto
    Sastry, S. Shankar
    Seshia, Sanjit A.
    [J]. HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2016, : 31 - 40
  • [6] Hierarchical synthesis of hybrid controllers from temporal logic specifications
    Fainekos, Georgios E.
    Girard, Antoine
    Pappas, George J.
    [J]. HYBRID SYSTEMS: COMPUTATION AND CONTROL, PROCEEDINGS, 2007, 4416 : 203 - +
  • [7] Automated Formation Control Synthesis from Temporal Logic Specifications
    Qi, Shuhao
    Zhang, Zengjie
    Haesaert, Sofie
    Sun, Zhiyong
    [J]. 2023 62ND IEEE CONFERENCE ON DECISION AND CONTROL, CDC, 2023, : 5165 - 5170
  • [8] Switching Protocol Synthesis for Temporal Logic Specifications
    Liu, Jun
    Ozay, Necmiye
    Topcu, Ufuk
    Murray, Richard M.
    [J]. 2012 AMERICAN CONTROL CONFERENCE (ACC), 2012, : 727 - 734
  • [9] Parameter Synthesis Through Temporal Logic Specifications
    Dang, Thao
    Dreossi, Tommaso
    Piazza, Carla
    [J]. FM 2015: FORMAL METHODS, 2015, 9109 : 213 - 230
  • [10] Parallelizing Synthesis from Temporal Logic Specifications by Identifying Equicontrollable States
    Dathathri, Sumanth
    Filippidis, Ioannis
    Murray, Richard M.
    [J]. ROBOTICS RESEARCH, 2020, 10 : 827 - 842
12345