共 50 条
- [2] AUTOMATED TECHNIQUE FOR HIGH-LEVEL CIRCUIT SYNTHESIS FROM TEMPORAL LOGIC SPECIFICATIONS [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (03): : 145 - 152
- [3] Temporal Relaxation of Signal Temporal Logic Specifications for Resilient Control Synthesis [J]. 2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 2890 - 2896
- [4] Traffic Network Control From Temporal Logic Specifications [J]. IEEE TRANSACTIONS ON CONTROL OF NETWORK SYSTEMS, 2016, 3 (02): : 162 - 172
- [5] Active Perception and Control From Temporal Logic Specifications [J]. IEEE CONTROL SYSTEMS LETTERS, 2019, 3 (04): : 1068 - 1073
- [6] SYNTHESIS OF COMMUNICATING PROCESSES FROM TEMPORAL LOGIC SPECIFICATIONS [J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1984, 6 (01): : 68 - 93
- [8] Modularized Control Synthesis for Complex Signal Temporal Logic Specifications [J]. 2023 62ND IEEE CONFERENCE ON DECISION AND CONTROL, CDC, 2023, : 7856 - 7861
- [10] Automated synthesis of decentralized controllers for robot swarms from high-level temporal logic specifications [J]. Autonomous Robots, 2020, 44 : 585 - 600