A Novel 21-Level Asymmetric Multilevel Inverter with Reduced Switches for Solar PV Systems

被引：0

作者：

Ramachandran, Niraimathi ^{[1
]}

Ramalingam, Seyezhai ^{[2
]}

Balachandran, Praveen Kumar ^{[3
]}

Senjyu, Tomonobu ^{[4
]}

机构：

[1] Mohamed Sathak Engn Coll, Dept Elect & Elect Engn, Kilakarai, India

[2] Sri Sivasubramaniya Nadar Coll Engn, Dept Elect & Elect Engn, Kalavakkam, India

[3] Vardhaman Coll Engn, Dept Elect & Elect Engn, Hyderabad, Telangana, India

[4] Univ Ryukyus, Fac Engn, Nishihara, Okinawa, Japan

来源：

ELECTRIC POWER COMPONENTS AND SYSTEMS | 2024年

关键词：

multilevel inverter; solar PV-based inverter; isolated boost DC to DC converter; maximum power point tracking; sliding mode controller for MPPT; SELECTIVE HARMONIC ELIMINATION; PHASE-SHIFTED PWM; RENEWABLE ENERGY; TOPOLOGIES; INTEGRATION; DESIGN; LEVEL;

D O I：

10.1080/15325008.2024.2330990

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article presents a 21-level cascaded asymmetric inverter with a reduced switch count. The system uses a solar photo voltaic (SPV) source and a battery as well. The topology of the proposed 21-level inverter needs 3 three power supplies with voltages in the ratio 1:2:7. The two lower voltage levels in the ratio V and 2 V are connected in series. In contrast, the third one, which is in the 7 V level, is isolated. The proposed idea uses a step modulation strategy. The step angles are selected strategically by fixing the switching angles at predetermined values. The proposed idea has been validated using simulations in MATLAB SIMULINK platform. An experimental prototype has also been developed to validate the proposed concept.

引用

页数：20

共 50 条

[21] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
Boora, Kamaldeep
Kumar, Jagdish
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
[22] A novel PV fed asymmetric multilevel inverter with reduced THD for a grid-connected system
Shunmugham Vanaja, Dishore
Stonier, Albert Alexander
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (04)
[23] Three-Phase Multilevel Inverter with Reduced Number of Active Power Semiconductor Switches for Solar PV Modules
Yusof, Mohd Aizuddin
Othman, Muzaidi
Lee, Sze Sing
Roslan, M. A.
Leong, J. H.
2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 329 - 334
[24] Multilevel inverter with reduced number of switches
Koshti, Amol K.
Thorat, A. R.
Bhattar, P. C. Tejasvi. L.
PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
[25] A Multilevel Inverter with Reduced Power Switches
Ebrahim Babaei
Sara Laali
Arabian Journal for Science and Engineering, 2016, 41 : 3605 - 3617
[26] A Multilevel Inverter Topology with Reduced Switches
Ahmad, Mafaz
Ul Mehmood, Mussawir
Nawaz, Habiba
Umair, Muhammad
Hussian, Qasim
Raza, Muhammad Ahmed
2018 IEEE 21ST INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2018,
[27] A Multilevel Inverter with Reduced Power Switches
Babaei, Ebrahim
Laali, Sara
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2016, 41 (09) : 3605 - 3617
[28] The 27-Level Multilevel Inverter for Solar PV Applications
Nathan, L. Sabari
Karthik, S.
Krishna, S. Ravi
2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
[29] Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level
Kumar, Kanike Vinod
Kumar, R. Saravana
2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
[30] A Novel Seven Level Inverter with Reduced Number Of Switches
Varna, Megha S.
Jose, Jenson
PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299

← 1 2 3 4 5 →