Damage and optimization of program/erase operation in MANOS 3D NAND flash memory

被引:0
|
作者
Fan, Yunjie [1 ]
Wang, Zhiqiang [1 ]
Yang, Shengwei [1 ]
Du, Cong [1 ]
Han, Kun [1 ]
He, Yi [1 ]
机构
[1] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
MANOS; Program only; Erase only; Cycling damage; P; E efficiency; Retention; Erase scheme; BIAS TEMPERATURE-INSTABILITY; DATA RETENTION CHARACTERISTICS; TUNNEL OXIDE; TRAP GENERATION; MODEL; RELIABILITY; DEGRADATION; INTERFACE; DYNAMICS; GATE;
D O I
10.1016/j.mee.2023.112031
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the damage caused by program/erase (P/E) operation in 3D NAND memory devices made of Metal-Al2O3-Nitride-Oxide-Semiconductor (MANOS) was examined. The damage caused by program and erase oper-ations independently was intended to be identified and realized using several types of cycling stresses. Physical models were discussed to interpret that the anode hole could be responsible for the damage to the Al2O3-Nitride-Oxide (ANO) gate stacks. The tunnel oxide damage was caused by the erase operation and could be enhanced by a higher cycling temperature. This led to a faster program and a slower erase, and it demonstrated a strong correlation with retention and its active energy (Ea). On the other hand, program operation may merely be contributing to block oxide damage, with an invisible impact on erase efficiency and retention but a reduction in program efficiency. An optimized single pulse erase scheme was discussed. Not only can it reduce ANO damage and improve retention, but it can also decrease erase time. Furthermore, a feasible endurance acceleration method was discussed to save a lot of cycling time.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] A New 3D NAND Flash Structure to Improve Program/Erase Operation Speed
    Wang, Bo
    Gao, Bin
    Wu, Huaqiang
    Qian, He
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [2] Selective Erase Operation for Multiple Strings of 3D Ferroelectric (Fe)-NAND Flash Memory
    Ryu, Gyunseok
    Kang, Myounggon
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (03) : 372 - 375
  • [3] The Optimization of Program Operation for Low Power Consumption in 3D Ferroelectric (Fe)-NAND Flash Memory
    Yun, Myeongsang
    Lee, Gyuhyeon
    Ryu, Gyunseok
    Kim, Hyoungsoo
    Kang, Myounggon
    ELECTRONICS, 2024, 13 (02)
  • [4] Accelerating Sub-Block Erase in 3D NAND Flash Memory
    Gong, Hongbin
    Shen, Zhirong
    Shu, Jiwu
    2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 228 - 235
  • [5] A Review of Program disturb of 3D NAND Flash Memory
    Lou, Bojie
    Liu, Qihao
    Zeng, Zhaogui
    Zhou, Yongwang
    Zhong, Ji
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [6] Modeling and Optimization of the Chip Level Program Disturbance of 3D NAND Flash Memory
    Yoo, HyunSeung
    Choi, EunSeok
    Oh, JungSeok
    Park, KyoungJin
    Jung, SungWook
    Kim, SeHoon
    Shim, KeonSoo
    Joo, HanSoo
    Jung, SungWook
    Jeon, KwangSun
    Seo, MoonSik
    Jang, YoonSoo
    Lee, SangBum
    Lee, JuYeab
    Oh, SangHyun
    Cho, GyuSeog
    Park, SungKye
    Lee, SeokKiu
    Hong, SungJoo
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 147 - 150
  • [7] Optimization of Performance and Reliability in 3D NAND Flash Memory
    Ouyang, Yingjie
    Xia, Zhiliang
    Yang, Tao
    Shi, Dandan
    Zhou, Wenxi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 840 - 843
  • [8] A Review of Cell Operation Algorithm for 3D NAND Flash Memory
    Park, Jong Kyung
    Kim, Sarah Eunkyung
    APPLIED SCIENCES-BASEL, 2022, 12 (21):
  • [9] Investigation of Erase Cycling Induced TSG Vt Shift in 3D NAND Flash Memory
    Yan, Liang
    Jin, Lei
    Zou, Xingqi
    Ai, Di
    Li, Da
    Zhang, An
    Wei, Huazheng
    Chen, Yi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 21 - 23
  • [10] SiGe/Si Heterojunction Drain Transistor for Faster 3D NAND Flash Memory Erase
    Lee, Dasom
    Liu, Tsu-Jae King
    2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,