Damage and optimization of program/erase operation in MANOS 3D NAND flash memory

被引:0
|
作者
Fan, Yunjie [1 ]
Wang, Zhiqiang [1 ]
Yang, Shengwei [1 ]
Du, Cong [1 ]
Han, Kun [1 ]
He, Yi [1 ]
机构
[1] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
MANOS; Program only; Erase only; Cycling damage; P; E efficiency; Retention; Erase scheme; BIAS TEMPERATURE-INSTABILITY; DATA RETENTION CHARACTERISTICS; TUNNEL OXIDE; TRAP GENERATION; MODEL; RELIABILITY; DEGRADATION; INTERFACE; DYNAMICS; GATE;
D O I
10.1016/j.mee.2023.112031
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the damage caused by program/erase (P/E) operation in 3D NAND memory devices made of Metal-Al2O3-Nitride-Oxide-Semiconductor (MANOS) was examined. The damage caused by program and erase oper-ations independently was intended to be identified and realized using several types of cycling stresses. Physical models were discussed to interpret that the anode hole could be responsible for the damage to the Al2O3-Nitride-Oxide (ANO) gate stacks. The tunnel oxide damage was caused by the erase operation and could be enhanced by a higher cycling temperature. This led to a faster program and a slower erase, and it demonstrated a strong correlation with retention and its active energy (Ea). On the other hand, program operation may merely be contributing to block oxide damage, with an invisible impact on erase efficiency and retention but a reduction in program efficiency. An optimized single pulse erase scheme was discussed. Not only can it reduce ANO damage and improve retention, but it can also decrease erase time. Furthermore, a feasible endurance acceleration method was discussed to save a lot of cycling time.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Low stress program and single wordline erase schemes for NAND flash memory
    Kim, Jin-Ki
    Pyeon, Hong-Beom
    Oh, HakJune
    Schuetz, Roland
    Gillingham, Peter
    2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, 2007, : 19 - +
  • [22] Vertical 3D NAND Flash Memory Technology
    Nitayama, Akihiro
    Aochi, Hideaki
    ULSI PROCESS INTEGRATION 7, 2011, 41 (07): : 15 - 25
  • [23] Investigation of window instability in program/erase cycling of TANOS NAND Flash memory
    Van den Bosch, G.
    Breuil, L.
    Cacciato, A.
    Rothschild, A.
    Jurczak, M.
    Van Houdt, J.
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 84 - 85
  • [24] Error Generation for 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Meng, Songmiao
    Chen, Xiang
    Xie, Changsheng
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 56 - 59
  • [25] The New Program/Erase Cycling Degradation Mechanism of NAND Flash Memory Devices
    Fayrushin, Albert
    Seol, KwangSoo
    Na, JongHoon
    Hur, SungHoi
    Choi, JungDal
    Kim, Kinam
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 769 - 772
  • [26] Investigation of Program Noise in Charge Trap Based 3D NAND Flash Memory
    Hou, Wei
    Jin, Lei
    Jia, Xinlei
    Wang, Zhiyu
    Wang, Qiguang
    Luo, Zhe
    Li, Da
    Xu, Feng
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (01) : 30 - 33
  • [27] A Novel Program Suspend Scheme for Improving the Reliability of 3D NAND Flash Memory
    Du, Zhichao
    Dong, Zhipeng
    You, Kaikai
    Jia, Xinlei
    Tian, Ye
    Wang, Yu
    Yang, Zhaochun
    Fu, Xiang
    Liu, Fei
    Wang, Qi
    Jin, Lei
    Huo, Zongliang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 98 - 103
  • [28] PMOS junction optimization for 3D NAND FLASH memory with CMOS under array
    Liao, Jeng-Hwa
    Ko, Zong-Jie
    Lin, Hsing-Ju
    Hsieh, Jung -Yu
    Yang, Ling-Wu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    SOLID-STATE ELECTRONICS, 2023, 202
  • [29] Exploiting Asymmetric Errors for LDPC Decoding Optimization on 3D NAND Flash Memory
    Li, Qiao
    Shi, Liang
    Cui, Yufei
    Xue, Chun Jason
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (04) : 475 - 488
  • [30] Atomistic Study of lateral Charge Diffusion Degradation During Program/Erase Cycling in 3-D NAND Flash memory
    Wu, Jixuan
    Chen, Jiezhi
    Jiang, Xiangwei
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 626 - 631