Damage and optimization of program/erase operation in MANOS 3D NAND flash memory

被引:0
|
作者
Fan, Yunjie [1 ]
Wang, Zhiqiang [1 ]
Yang, Shengwei [1 ]
Du, Cong [1 ]
Han, Kun [1 ]
He, Yi [1 ]
机构
[1] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
MANOS; Program only; Erase only; Cycling damage; P; E efficiency; Retention; Erase scheme; BIAS TEMPERATURE-INSTABILITY; DATA RETENTION CHARACTERISTICS; TUNNEL OXIDE; TRAP GENERATION; MODEL; RELIABILITY; DEGRADATION; INTERFACE; DYNAMICS; GATE;
D O I
10.1016/j.mee.2023.112031
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the damage caused by program/erase (P/E) operation in 3D NAND memory devices made of Metal-Al2O3-Nitride-Oxide-Semiconductor (MANOS) was examined. The damage caused by program and erase oper-ations independently was intended to be identified and realized using several types of cycling stresses. Physical models were discussed to interpret that the anode hole could be responsible for the damage to the Al2O3-Nitride-Oxide (ANO) gate stacks. The tunnel oxide damage was caused by the erase operation and could be enhanced by a higher cycling temperature. This led to a faster program and a slower erase, and it demonstrated a strong correlation with retention and its active energy (Ea). On the other hand, program operation may merely be contributing to block oxide damage, with an invisible impact on erase efficiency and retention but a reduction in program efficiency. An optimized single pulse erase scheme was discussed. Not only can it reduce ANO damage and improve retention, but it can also decrease erase time. Furthermore, a feasible endurance acceleration method was discussed to save a lot of cycling time.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] A Novel Program Scheme to Optimize Program Disturbance in Dual-Deck 3D NAND Flash Memory
    Jia, Xinlei
    Jin, Lei
    Jia, Jianquan
    You, Kaikai
    Li, Kaiwei
    Li, Shan
    Song, Yali
    Min, Yuanyuan
    Cui, Ying
    Wei, Wenzhe
    Zhao, Xiangnan
    Chen, Weiming
    Liu, Hongtao
    Zhang, An
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (07) : 1033 - 1036
  • [42] Investigation of Erase Cycling Induced Joint Dummy Cell Disturbance in Dual-Deck 3D NAND Flash Memory
    You, Kaikai
    Jin, Lei
    Jia, Jianquan
    Huo, Zongliang
    MICROMACHINES, 2023, 14 (10)
  • [43] Leakage characterization of top select transistor for program disturbance optimization in 3D NAND flash
    Zhang, Yu
    Jin, Lei
    Jiang, Dandan
    Zou, Xingqi
    Zhao, Zhiguo
    Gao, Jing
    Zeng, Ming
    Zhou, Wenbin
    Tang, Zhaoyun
    Huo, Zongliang
    SOLID-STATE ELECTRONICS, 2018, 141 : 18 - 22
  • [44] Assessing the Role of Program Suspend Operation in 3D NAND Flash Based Solid State Drives
    Zambelli, Cristian
    Zuolo, Lorenzo
    Aldarese, Antonio
    Scommegna, Salvatrice
    Micheloni, Rino
    Olivo, Piero
    ELECTRONICS, 2021, 10 (12)
  • [45] Cell Operation Technologies to Overcome Scale-down Issues in 3D NAND Flash Memory
    Kim, Wandong
    Byeon, DaeSeok
    Joe, Sung-Min
    Lee, Jinyub
    Song, Jai Hyuk
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [46] Modeling and Optimization of Advanced 3D NAND Memory
    Saremi, Mehdi
    Pal, Ashish
    Jiang, Liu
    Bazizi, El Mehdi
    Lee, Helen
    Lin, Xi-Wei
    Alexander, Blessy
    Ayyagari-Sangamalli, Buvna
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [47] A new erase method for scaled NAND flash memory device
    Lin, Chan-Ching
    Chang-Liao, Kuei-Shu
    Huang, Tzung-Bin
    Yu, Cheng-Jung
    Ko, Hsueh-Chao
    MICROELECTRONICS RELIABILITY, 2017, 72 : 34 - 38
  • [48] A Novel Erase Method for Scaled NAND Flash Memory Device
    Lin, Chan-Ching
    Chang-Liao, Kuei-Shu
    Huang, Tzung-Bin
    Hwang, Hann-Ping
    2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,
  • [49] Fabrication and Characterization of 3D Fin-Channel MANOS Type Flash Memory
    Liu, Y. X.
    Nabatame, T.
    Matsukawa, T.
    Endo, K.
    O'uchi, S.
    Tsukada, J.
    Yamauchi, H.
    Ishikawa, Y.
    Mizubayashi, W.
    Morita, Y.
    Migita, S.
    Ota, H.
    Chikyow, T.
    Masahara, M.
    2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,
  • [50] Analysis of GIDL Erase Characteristics in Vertical NAND Flash Memory
    Yoo, Ho-Nam
    Yang, Yeongheon
    Park, Min-Kyu
    Choi, Woo Young
    Lee, Jong-Ho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2023, 23 (03) : 196 - 201