Novel Reconfigurable Transistor With Extended Source/Drain Beyond 3 nm Technology Node

被引:1
|
作者
Ye, Hongbo [1 ]
Hu, Junfeng [2 ]
Liu, Ziyu [3 ]
Wang, Chao [2 ]
Li, Xiaojin [2 ]
Shi, Yanling [2 ]
Mao, Zhigang [1 ]
Sun, Yabin [2 ,4 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Shanghai 200240, Peoples R China
[2] East China Normal Univ, Dept Elect Engn, Shanghai 200241, Peoples R China
[3] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China
[4] East China Normal Univ, Chongqing Key Lab Precis Opt, Chongqing Inst, Chongqing 401120, Peoples R China
基金
中国国家自然科学基金;
关键词
Tunneling; Silicon; Silicides; Nickel alloys; Logic gates; Electrostatic discharges; Electrons; Extended source/drain; line tunneling; reconfigurable field-effect transistor (RFET); FIELD-EFFECT TRANSISTOR; NICKEL-SILICIDE; PERFORMANCE; NANOWIRES; IMPACT; MOSFET; LAYER; TFET; GE; SI;
D O I
10.1109/TED.2024.3359581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, a novel stacked nanosheetreconfigurable field effect transistor with extendedsource/drain (ESD-NSRFET) is proposed to improve ON-current (I-ON), where an additional extended source/drainis intersected between the vertically stacked nanosheets.Compared to the conventional nanosheet RFET (NSRFET),I-ON of proposed ESD-NSRFET with 4 nm extended sourceis demonstrated to improve by 176x and 80xfor n-type andp-type program, respectively. Geometry parameters likeextended source/drain length L-ESD, nanosheet widthWNS,and nanosheet thickness T-NS are investigated in point of I-ON. Considering the trade-off between increased tunnelingstrength and degraded parasitic source resistance, LESD in ESD-NSRFET should be carefully designed to obtainoptimal current. The underlying physical mechanism isalso discussed in detail.
引用
收藏
页码:2265 / 2270
页数:6
相关论文
共 50 条
  • [1] Evaluation of Single-Event-Transient Effects in Reconfigurable Field Effect Transistor Beyond 3 nm Technology Node
    Sun, Yabin
    Shao, Jingyan
    Liu, Ziyu
    Li, Xiaojin
    Liu, Yun
    Shi, Yanling
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (12) : 6001 - 6006
  • [2] Scalability of the Si1-xGex source/drain technology for the 45-nm technology node and beyond
    Eneman, Geert
    Verheyen, Peter
    Rooyackers, Rita
    Nouri, Faran
    Washington, Lori
    Schreutelkamp, Robert
    Moroz, Victor
    Smith, Lee
    De Keersgieter, An
    Jurczak, Malgorzata
    De Meyer, Kristin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (07) : 1647 - 1656
  • [3] Source/drain engineering for sub 100-nm technology node
    Ohuchi, K
    Adachi, K
    Hokazono, A
    Toyoshima, Y
    IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 7 - 12
  • [4] Source/drain stressor design for advanced devices at 7 nm technology node
    Dash T.P.
    Dey S.
    Das S.
    Jena J.
    Mahapatra E.
    Maiti C.K.
    Nanoscience and Nanotechnology - Asia, 2020, 10 (04): : 447 - 456
  • [5] A novel nanosheet reconfigurable field effect transistor with dual-doped source/drain
    Lu, Bin
    Liu, Xiaotao
    Li, Zhu
    Di, Jiayu
    Wang, Dawei
    Chen, Yulei
    Dong, Linpeng
    Miao, Yuanhao
    MICROELECTRONICS JOURNAL, 2024, 147
  • [6] A highly robust SiGe source drain technology realized by disposable sidewall spacer (DSW) for 65nm node and beyond
    Kim, YS
    Mori, T
    Hayami, Y
    Yamamoto, T
    Morioka, H
    Kokura, H
    Kawamura, K
    Shimamune, Y
    Katakami, A
    Hatada, A
    Shima, M
    Tamura, N
    Ohta, H
    Sakuma, T
    Kojima, M
    Nakaishi, M
    Sugii, T
    Miyajima, M
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 305 - 308
  • [7] A novel method for source/drain ion implantation for 20 nm FinFETs and beyond
    Changliang Qin
    Huaxiang Yin
    Guilei Wang
    Yanbo Zhang
    Jinbiao Liu
    Qinzhu Zhang
    Huilong Zhu
    Chao Zhao
    Henry H. Radamson
    Journal of Materials Science: Materials in Electronics, 2020, 31 : 98 - 104
  • [8] A novel method for source/drain ion implantation for 20 nm FinFETs and beyond
    Qin, Changliang
    Yin, Huaxiang
    Wang, Guilei
    Zhang, Yanbo
    Liu, Jinbiao
    Zhang, Qinzhu
    Zhu, Huilong
    Zhao, Chao
    Radamson, Henry H.
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2020, 31 (01) : 98 - 104
  • [9] Investigation of novel junctionless MOSFETs for technology node beyond 22 nm
    Xu, Peng
    Piao, Yinghua
    Ge, Liang
    Hu, Cheng
    Zhu, Lun
    Zhu, Zhiwei
    Zhang, David Wei
    Wu, Dongping
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 33 - 39
  • [10] Novel Reconfigurable Field-Effect Transistor With Surrounded Source/Drain to Improve On-State Current
    Hu, Junfeng
    Wang, Chao
    Sun, Yabin
    Liu, Ziyu
    Li, Xiaojin
    Shi, Yanling
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 873 - 878