共 50 条
- [33] A Low-Cost and Robust Latch Protected against Triple Node Upsets in Nanoscale CMOS based on Source-Drain Cross-Coupled Inverters 2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 215 - 218
- [34] Low power LC-VCO design using direct cross-coupled cell biasing 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4018 - +
- [35] Novel Quadruple Cross-Coupled Memory Cell Designs With Protection Against Single Event Upsets and Double-Node Upsets IEEE ACCESS, 2019, 7 : 176188 - 176196
- [36] Design of Cross-Coupled Planar Microstrip Band-Pass Filters Using a Novel Adjustment Method ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES VII, 2015, 9258
- [37] LC-TSL: A low-cost triple-node-upset self-recovery latch design based on heterogeneous elements for 22 nm CMOS MICROELECTRONICS JOURNAL, 2021, 117
- [38] A Novel Low-Complexity Power-Efficient Design of Standard Ternary Logic Gates using CNTFET 2023 INTERNATIONAL CONFERENCE ON COMPUTER, ELECTRICAL & COMMUNICATION ENGINEERING, ICCECE, 2023,