Low-Complexity Double-Node-Upset Resilient Latch Design Using Novel Stacked Cross-Coupled Elements

被引:5
|
作者
Kang, Young-Min [1 ]
Park, Jung-Jin [2 ]
Kim, Geon-Hak [3 ]
Chang, Ik-Joon [3 ]
Kim, Jinsang [3 ]
机构
[1] Samsung Elect, Yongin, South Korea
[2] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
[3] Kyung Hee Univ, Dept Elect Engn, Yongin 17104, South Korea
基金
新加坡国家研究基金会;
关键词
Radiation hardening by design (RHBD); radiation-hardened latch; soft error; single-node upset (SNU); double-node upset (DNU); redundancy; HARDENED LATCH;
D O I
10.1109/TCSII.2023.3266489
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With aggressive scaling down in integrated circuit technology, the design of double-node-upset (DNU)-resilient latches have become a major issue regarding radiation hardening by design (RHBD). The conventional DNU-resilient latches are mostly based on the Muller C-element (MCE) and the dual-interlocked storage cell (DICE) element, which exhibit severe limitations: charge sharing during the read operation at a system level and large power consumption. Overcoming these limitations, this brief proposes a DNU-resilient latch based on a novel latch element. The proposed latch fully exploits upset polarity awareness, achieving the maximum number of single-event upset (SEU)-insensitive nodes. We develop a novel double modular redundancy architecture for the DNU-resilient latch design with one SEU-immune module. Based on simulation results, the proposed latch achieves up to 27.6X average power-delay-area-product (PDAP) improvement over state-of-the-art DNU-resilient latches.
引用
收藏
页码:3619 / 3623
页数:5
相关论文
共 50 条
  • [21] Design of Novel and Low Cost Triple-node Upset Self-recoverable Latch
    Bai N.
    Ming T.
    Xu Y.
    Wang Y.
    Li Y.
    Li L.
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2023, 57 (12): : 2326 - 2336
  • [22] Design of Novel and Low Cost Triple-node Upset Self-recoverable Latch
    BAI Na
    MING Tianbo
    XU Yaohua
    WANG Yi
    LI Yunfei
    LI Li
    原子能科学技术, 2023, 57 (12) : 2326 - 2336
  • [23] A Low Area and Low Delay Latch Design with Complete Double-Node-Upset-Recovery for Aerospace Applications
    Yan, Aibin
    Wei, Shaojie
    Zhang, Jinjun
    Cui, Jie
    Song, Jie
    Ni, Tianming
    Girard, Patrick
    Wen, Xiaoqing
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 167 - 171
  • [24] HLDTL: High-performance, low-cost, and double node upset tolerant latch design
    Yan, Aibin
    Huang, Zhengfeng
    Yi, Maoxiang
    Cui, Jie
    Liang, Huaguo
    2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
  • [25] Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique
    Yan, Aibin
    Chen, Zhile
    Huang, Zhengfeng
    Fang, Xiangsheng
    Yi, Maoxiang
    Guo, Jing
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 49 - 54
  • [26] A Sextuple Cross-Coupled Dual-Interlocked-Storage-Cell based Multiple-Node-Upset Self-Recoverable Latch
    Yan, Aibin
    Qian, Kuikui
    Cui, Jie
    Cui, Ningning
    Ni, Tianming
    Huang, Zhengfeng
    Wen, Xiaoqing
    2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
  • [27] An Energy-Efficient Low-Area Double-Node-Upset-Hardened Latch Design
    Kumar, Chaudhry Indra
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (07)
  • [28] Design of novel low cost triple-node-upset self-recoverable hardened latch
    Xu, Hui
    Zhu, Shuo
    Ma, Ruijun
    Huang, Zhengfeng
    Liang, Huaguo
    Sun, Haojie
    Liu, Chaoming
    INTEGRATION-THE VLSI JOURNAL, 2024, 97
  • [29] Construction of latch design with complete double node upset tolerant capability using C-element
    Yamamoto, Yuta
    Namba, Kazuteru
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [30] A Novel High-Performance Low-Cost Double-Upset Tolerant Latch Design
    Jiang, Jianwei
    Zhu, Wenyi
    Xiao, Jun
    Zou, Shichang
    ELECTRONICS, 2018, 7 (10)