共 50 条
- [21] Design of Novel and Low Cost Triple-node Upset Self-recoverable Latch Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2023, 57 (12): : 2326 - 2336
- [23] A Low Area and Low Delay Latch Design with Complete Double-Node-Upset-Recovery for Aerospace Applications PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 167 - 171
- [24] HLDTL: High-performance, low-cost, and double node upset tolerant latch design 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
- [25] Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 49 - 54
- [26] A Sextuple Cross-Coupled Dual-Interlocked-Storage-Cell based Multiple-Node-Upset Self-Recoverable Latch 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
- [29] Construction of latch design with complete double node upset tolerant capability using C-element 2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,