On the Zero Temperature Coefficient in Cryogenic FD-SOI MOSFETs

被引:10
|
作者
Catapano, E. [1 ,2 ]
Frutuoso, T. Mota [2 ]
Casse, M. [2 ]
Ghibaudo, G. [1 ]
机构
[1] Univ Grenoble Alpes, Minatec, IMEP LAHC, F-38016 Grenoble, France
[2] Univ Grenoble Alpes, Minatec, CEA LETI, F-38054 Grenoble, France
基金
欧洲研究理事会;
关键词
Capacitance; Logic gates; Silicon; Scattering; MOSFET; Temperature; Phonons; Cryogenic electronics; FDSOI; modeling; zero temperature coefficient (ZTC); POINT;
D O I
10.1109/TED.2022.3215097
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we propose an explanation of the origin of the zero-temperature coefficient (ZTC) in fully depleted-silicon on insulator (FD-SOI) MOSFETs capacitance curves from room to cryogenic temperature. It is demonstrated that the ZTC is a natural consequence of the Fermi-Dirac function controlling the carrier population. Moreover, based on transport analysis in linear region, it is proven that the ZTC point is preserved in the drain current transfer characteristics only if the mobility varies as the reciprocal temperature, i.e., if it is purely phonon scattering-limited. The inclusion of other defective scattering mechanisms dispels the ZTC point. Finally, the model developed is validated by some TCAD simulations down to deep cryogenic temperatures.
引用
收藏
页码:845 / 849
页数:5
相关论文
共 50 条
  • [41] Effect of Temperature on Performance of HZO-Based FD-SOI NCFET
    Seshu, Vullakula Rama
    Shaik, Rameez Raja
    Pradhan, K. P.
    2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
  • [42] Threshold voltage model of short-channel FD-SOI MOSFETs with vertical Gaussian profile
    Zhang, Guohe
    Shao, Zhibiao
    Zhou, Kai
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 803 - 809
  • [43] Overestimation of Short-Channel Effects Due to Intergate Coupling in Advanced FD-SOI MOSFETs
    Navarro, Carlos
    Bawedin, Maryline
    Andrieu, Francois
    Cristoloveanu, Sorin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3274 - 3281
  • [44] Low-Frequency Noise Behavior of N-channel UTBB FD-SOI MOSFETs
    Theodorou, C. G.
    Ioannidis, E. G.
    Andrieu, F.
    Poiroux, T.
    Faynot, O.
    Dimitriadis, C. A.
    Ghibaudo, G.
    2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
  • [45] Investigation of radiation hardness improvement by applying back-gate bias for FD-SOI MOSFETs
    Kurachi, Ikuo
    Kobayashi, Kazuo
    Okihara, Masao
    Kasai, Hiroki
    Hatsui, Takaki
    Hara, Kazuhiko
    Miyoshi, Toshinobu
    Arai, Yasuo
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2019, 924 : 404 - 408
  • [46] New LFN and RTN analysis methodology in 28 and 14nm FD-SOI MOSFETs
    Theodorou, Christoforos G.
    Ioannidis, Eleftherios G.
    Haendler, Sebastien
    Planes, Nicolas
    Josse, Emmanuel
    Dimitriadis, Charalabos A.
    Ghibaudo, Gerard
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [47] Intermittency-induced criticality in the random telegraph noise of nanoscale UTBB FD-SOI MOSFETs
    Contoyiannis, Y.
    Potirakis, S. M.
    Stavrinides, S. G.
    Hanias, M. P.
    Tassis, D.
    Theodorou, C. G.
    MICROELECTRONIC ENGINEERING, 2019, 216
  • [48] Low frequency noise variability in ultra scaled FD-SOI n-MOSFETs: Dependence on gate bias, frequency and temperature
    Theodorou, C. G.
    Ioannidis, E. G.
    Haendler, S.
    Josse, E.
    Dimitriadis, C. A.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2016, 117 : 88 - 93
  • [49] Modeling of 1D confinement in FD-SOI trigate nanowires at deep cryogenic temperatures
    Catapano, E.
    Casse, M.
    Gaillard, F.
    Meunier, T.
    Vinet, M.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2022, 198
  • [50] Cryogenic Characterization of 28-nm FD-SOI Ring Oscillators With Energy Efficiency Optimization
    Bohuslavskyi, H.
    Barraud, S.
    Barral, V.
    Casse, M.
    Le Guevel, L.
    Hutin, L.
    Bertrand, B.
    Crippa, A.
    Jehl, X.
    Pillonnet, G.
    Jansen, A. G. M.
    Arnaud, F.
    Galy, P.
    Maurand, R.
    De Franceschi, S.
    Sanquer, M.
    Vinet, M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3682 - 3688