Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V

被引:0
|
作者
Kressel, John Alistair [1 ]
Callaghan, Guillermo [1 ]
Gorgovan, Cosmin [1 ]
Lujan, Mikel [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Dynamic Binary Instrumentation; Dynamic Binary Modification; Binary Code Profiling; RISC-V;
D O I
10.1109/ISPASS57527.2023.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic Binary Modification (DBM) is an important technique used in computer architecture simulators, virtualization, and program analysis, to name a few examples. The software ecosystem of RISC-V is maturing at pace, but is still missing a high-performance, optimized DBM. Addressing this requirement is key to improving the overall software ecosystem. This paper presents a comprehensive performance evaluation study for a DBM (MAMBO) which has been ported and optimized for 64-bit RISC-V. The main optimizations for DBM on RISC architectures have been implemented and tuned for RISC-V to address specific architectural features. For example, jump trampolines have been specifically developed to address the short direct branch range specified by the RISC-V ISA. The evaluation shows that for SPEC CPU2006 the geometric mean overhead is of 14.5%, with SPECint having the largest contribution with a geometric mean of 28.5%, while SPECfp has only an overhead of 5.6%. Concretely, this results in a reduction in runtime for h264ref from over 75 hours using the baseline DBM, to 2.2 hours with optimizations applied.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [1] WebRISC-V: A 32/64-bit RISC-V pipeline simulation tool
    Mariotti, Gianfranco
    Giorgi, Roberto
    SOFTWAREX, 2022, 18
  • [2] Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core
    Wistoff, Nils
    Schneider, Moritz
    Guerkaynak, Frank K.
    Benini, Luca
    Heiser, Gernot
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 627 - 632
  • [3] Integer 64-bit optimizations
    Kuznetsov, A
    DR DOBBS JOURNAL, 2005, 30 (03): : 36 - 38
  • [4] Implementation of a Dual-core 64-bit RISC-V on 7nm FinFET Process
    Van-Ninh Ho
    Khai-Minh Ma
    Hong-Hai Thai
    Duc-Hung Le
    2021 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2021), 2021, : 28 - 32
  • [5] Hyperchaining Optimizations for an LLVM-Based Binary Translator on x86-64 and RISC-V Platforms
    Lai, Jyun-Kai
    Yang, Wuu
    50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOP PROCEEDINGS - ICPP WORKSHOPS '21, 2021,
  • [6] HP JUMPS INTO 64-BIT RISC FRAY
    MCLEOD, J
    ELECTRONICS-US, 1995, 68 (05): : 7 - 7
  • [7] Design of a Multi-Core Compatible Linux Bootable 64-bit Out-of-Order RISC-V Processor Core
    Sajin, S.
    Garag, Shuhham Sunil
    Phegade, Anuj
    Gusain, Decpshikha
    Varghese, Kuruvilla
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 42 - 47
  • [8] 64-BIT RISC MICROPROCESSOR VR4000
    KUWATA, T
    SARUWATARI, M
    KASHIMURA, M
    MACHIDA, T
    NEKI, K
    HASHISHITA, R
    INOUE, Y
    NEC RESEARCH & DEVELOPMENT, 1991, 32 (04): : 520 - 530
  • [9] PowerPC AS A10 64-bit RISC microprocessor
    Bishop, JW
    Campion, MJ
    Jeremiah, TL
    Mercier, SJ
    Mohring, EJ
    Pfarr, KP
    Rudolph, BG
    Still, GS
    White, TS
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1996, 40 (04) : 495 - 505
  • [10] 1ST 64-BIT RISC WILL BE SUPERPIPELINED
    MYRVAAGNES, R
    ELECTRONIC PRODUCTS MAGAZINE, 1991, 33 (11): : 20 - 20