Optimization of junctionless stacked nanosheet FET - RF stability perspective

被引:2
|
作者
Balasubbareddy, M. [1 ]
Sivasankaran, K. [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Dept Micro & Nanoelect, Vellore 632014, Tamil Nadu, India
关键词
Junctionless stacked nanosheet FET; RF stability; Transit frequency; Maximum oscillation frequency; Rollet stability factor; GEOMETRY OPTIMIZATION; PERFORMANCE; FINFET; IMPACT; BIAS;
D O I
10.1016/j.mejo.2024.106123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radio frequency (RF) stability is an indispensable selection component to operate the device in RF range. An unstable device is susceptible to oscillating for any passive termination networks at input/output ports. In this article, the RF stability performance of junctionless stacked nanosheet FET (JL-SNSHFET) is deliberated by investigating the impact of its geometrical parameters, and ambient temperature (TA) on the performance of transit frequency (fT), maximum oscillation frequency (fmax), stability (K), forward current gain (h21) and unilateral gain (U) through extensive technology computer-aided design (TCAD) numerical simulations. It is discerned that the variations in nanosheet width (WNSH), thickness (tNSH), oxide thickness (tox), spacer thickness (tsp), and ambient temperature exert substantial influence on JL-SNSHFET RF stability performance. The increase in WNSH, tNSH, and TA confer the stability of JL-SNSHFET at low frequency due to enhanced effective width. Whereas, the increase in tox and tsp defers the stability of JL-SNSHFET to extended frequency. The proposed optimized device shows an improved fT of 200 GHz and fmax of 467 GHz. It is unconditionally stable for the frequencies above 175 GHz, without any auxiliary network for stabilization. The results presented in this work provide design guidelines for JL-SNSHFET for RF applications.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Optimization of Design Space for Vertically Stacked Junctionless Nanosheet FET for Analog/RF Applications
    Sresta Valasa
    Shubham Tayal
    Laxman Raju Thoutam
    Silicon, 2022, 14 : 10347 - 10356
  • [2] Optimization of Design Space for Vertically Stacked Junctionless Nanosheet FET for Analog/RF Applications
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    SILICON, 2022, 14 (16) : 10347 - 10356
  • [3] Impact of Process Variability in Vertically Stacked Junctionless Nanosheet FET
    Ou-wen Li
    Cong Li
    Yun-qi Wang
    Shan-lin Cheng
    Hai-long You
    Silicon, 2023, 15 : 2765 - 2780
  • [4] Impact of Process Variability in Vertically Stacked Junctionless Nanosheet FET
    Li, Ou-wen
    Li, Cong
    Wang, Yun-qi
    Cheng, Shan-lin
    You, Hai-long
    SILICON, 2023, 15 (06) : 2765 - 2780
  • [5] Gate-stack optimization of a vertically stacked nanosheet FET for digital/analog/RF applications
    Tayal, Shubham
    Bhattacharya, Sandip
    Ajayan, J.
    Thoutam, Laxman Raju
    Muchahary, Deboraj
    Jadav, Sunil
    Krishan, Bal
    Nizamuddin, M.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (03) : 608 - 617
  • [6] Gate-stack optimization of a vertically stacked nanosheet FET for digital/analog/RF applications
    Shubham Tayal
    Sandip Bhattacharya
    J. Ajayan
    Laxman Raju Thoutam
    Deboraj Muchahary
    Sunil Jadav
    Bal Krishan
    M. Nizamuddin
    Journal of Computational Electronics, 2022, 21 : 608 - 617
  • [7] Design Optimization of Three-Stacked Nanosheet FET From Self-Heating Effects Perspective
    Rathore, Sunil
    Jaisawal, Rajeewa Kumar
    Kondekar, Pravin N.
    Bagga, Navjeet
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2022, 22 (03) : 396 - 402
  • [8] Optimization of vertically stacked nanosheet FET immune to self-heating
    Balasubbareddy, M.
    Sivasankaran, K.
    Atamuratov, Atabek E.
    Khalilloev, Mahkam M.
    MICRO AND NANOSTRUCTURES, 2023, 182
  • [9] Stacked Nanosheet Based Reconfigurable FET
    Ehteshamuddin, M.
    Loan, Sajad A.
    Rafat, M.
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 206 - 209
  • [10] Understanding the Impact of Extension Region on Stacked Nanosheet FET: Analog Design Perspective
    Srivastava, Shobhit
    Shashidhara, M.
    Panwar, Sourabh
    Yadav, Shivendra
    Acharya, Abhishek
    SOLID-STATE ELECTRONICS, 2023, 208