Exploration of high-speed 3.0 THz imaging with a 65 nm CMOS process

被引:1
|
作者
Liu, Min [1 ,2 ]
Cai, Ziteng [1 ,3 ]
Liu, Jian [1 ,2 ]
Wu, Nanjian [1 ,2 ]
Liu, Liyuan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Semicond, State Key Lab Superlatt & Microstruct, Beijing 100083, Peoples R China
[2] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[3] Beijing Univ Technol, Fac Informat Technol, Beijing 100124, Peoples R China
基金
中国国家自然科学基金;
关键词
power detectors; quantum cascade laser (QCL); CMOS image sensor (CIS); terahertz; QUANTUM CASCADE LASER; TERAHERTZ RADIATION; WAVE; DETECTOR; TRANSISTOR; ARRAY;
D O I
10.1088/1674-4926/44/10/102401
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
This paper describes a promising route for the exploration and development of 3.0 THz sensing and imaging with FET-based power detectors in a standard 65 nm CMOS process. Based on the plasma-wave theory proposed by Dyakonov and Shur, we designed high-responsivity and low-noise multiple detectors for monitoring a pulse-mode 3.0 THz quantum cascade laser (QCL). Furthermore, we present a fully integrated high-speed 32 x 32-pixel 3.0 THz CMOS image sensor (CIS). The full CIS measures 2.81 x 5.39 mm(2) and achieves a 423 V/W responsivity (Rv) and a 5.3 nW integral noise equivalent power (NEP) at room temperature. In experiments, we demonstrate a testing speed reaching 319 fps under continuous-wave (CW) illumination of a 3.0 THz QCL. The results indicate that our terahertz CIS has excellent potential in cost-effective and commercial THz imaging and material detection.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
    Huang, Sen
    Diao, Shengxi
    Lin, Fujiang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 231 - 238
  • [42] Implementation of a High-Speed Flash ADC for High-Performance Pipeline ADCs in an 180nm CMOS Process
    Loehr, Robert
    Kempf, Markus
    Ohnhaeuser, Frank
    Roeber, Juergen
    Weigel, Robert
    Baenisch, Andreas
    2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 317 - 322
  • [43] Design and characteristic evaluation of a high-speed CMOS imaging system
    Shang, Yuanyuan
    Guan, Yong
    Liu, Xumin
    Zhang, Weigong
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2010, 3 (03) : 148 - 154
  • [44] A CMOS high-speed imaging system design based on FPGA
    Tang, Hong
    Wang, Huawei
    Cao, Jianzhong
    Qiao, Mingrui
    AOPC 2015: IMAGE PROCESSING AND ANALYSIS, 2015, 9675
  • [45] Design and Characteristics Measurement of a High-speed CMOS Imaging System
    Shang, Yuanyuan
    Guan, Yong
    Zhao, Xiaoxu
    Zhang, Shudong
    Liu, Hui
    IST: 2009 IEEE INTERNATIONAL WORKSHOP ON IMAGING SYSTEMS AND TECHNIQUES, 2009, : 127 - 131
  • [46] High-Speed THz Time-of-Flight Imaging with Reflective Optics
    Yoo, Hoseong
    Kim, Jangsun
    Ahn, Yeong Hwan
    SENSORS, 2023, 23 (02)
  • [47] HIGH-SPEED CMOS.
    Croes, Rob
    Electronic components & applications, 1982, 5 (01): : 23 - 32
  • [48] HIGH-SPEED ADDITION IN CMOS
    QUACH, NT
    FLYNN, MJ
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (12) : 1612 - 1615
  • [49] Discriminators in 65 nm CMOS process for high granularity, high time resolution pixel detectors
    Ratti, L.
    Manghisoni, M.
    Re, V.
    Traversi, G.
    2013 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2013,
  • [50] A low-leakage high-speed monotonic static CMOS 64b adder in a dual gate oxide 65-nm CMOS technology
    Bastani, Ali
    Zukowski, Charles A.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 312 - +