Design and Characteristics Measurement of a High-speed CMOS Imaging System

被引：0

作者：

Shang, Yuanyuan ^{[1
]}

Guan, Yong ^{[1
]}

Zhao, Xiaoxu ^{[1
]}

Zhang, Shudong ^{[1
]}

Liu, Hui ^{[1
]}

机构：

[1] Capital Normal Univ, Coll Informat Engn, Beijing 100048, Peoples R China

来源：

IST: 2009 IEEE INTERNATIONAL WORKSHOP ON IMAGING SYSTEMS AND TECHNIQUES | 2009年

关键词：

CMOS imager; Readout noise; Linearity; Quantum efficiency; Full-well capacity;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper introduces the design of a high-speed 2K x 2K CMOS imaging system that is part of a Wide Field Monitor System proposed in China recent years. The CMOS sensor used in this imaging system is LUPA-4000 from Cypress corp. This CMOS camera is composed of an analogue system and a digital embedded system. The digital embedded system integrated with an NIOS II soft-core processor serves as the control and data acquisition system of the camera. In addition, research on characteristics measurement for CMOS imagers was carried out, including readout noise, linearity, quantum efficiency, pixel non-uniformity, dark current, full-well capacity, and gain. The photon transfer technique is adopted to evaluate the gain and readout noise. At last, the evaluation results of the high-speed CMOS imaging system are shown. The results indicate that this high-speed CMOS camera can meet the requirements of the whole Wide Field Monitor System.

引用

页码：127 / 131

页数：5

共 50 条

[1] Design and characteristic evaluation of a high-speed CMOS imaging system
Shang, Yuanyuan
Guan, Yong
Liu, Xumin
Zhang, Weigong
[J]. INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2010, 3 (03) : 148 - 154
[2] A CMOS high-speed imaging system design based on FPGA
Tang, Hong
Wang, Huawei
Cao, Jianzhong
Qiao, Mingrui
[J]. AOPC 2015: IMAGE PROCESSING AND ANALYSIS, 2015, 9675
[3] The Design of High-speed CMOS Imaging System Based on SOPC Technology
Yang, Xinhua
Shang, Yuanyuan
Xu, Dawei
Niu, Huizhuo
[J]. QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 523 - 528
[4] DESIGN AND OPERATIONAL CHARACTERISTICS OF A HIGH-SPEED (MILLISECOND) SYSTEM FOR MEASUREMENT OF THERMOPHYSICAL PROPERTIES AT HIGH TEMPERATURES
CEZAIRLIYAN, A
[J]. JOURNAL OF RESEARCH OF THE NATIONAL BUREAU OF STANDARDS SECTION C-ENGINEERING AND INSTRUMENTATION, 1971, C 75 (01): : 7 - +
[5] High-speed Sampling System in CMOS
Ulvestad, E.
Kjelgard, K. G.
Khanshan, T. Moradi
Wisland, D. T.
Lande, T. S.
[J]. 2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
[6] Design of a high-speed slide imaging system for pathology
Wetzel, AW
Feineigle, PA
Gilbertson, JR
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON BIOMEDICAL IMAGING, PROCEEDINGS, 2002, : 305 - 308
[7] THE ROLE OF CMOS GATE ARRAYS IN HIGH-SPEED SYSTEM-DESIGN
DOSLER, H
[J]. VLSI SYSTEMS DESIGN, 1986, 7 (01): : 20 - &
[8] Design considerations for a high-speed CMOS comparator
Birru, D
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (04) : 437 - 443
[9] THCMOS - TESTABLE HIGH-SPEED CMOS DESIGN
RAJSUMAN, R
GUPTA, B
[J]. TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 420 - 425
[10] Design and implementation of a high speed high resolution CMOS imaging acquisition system
Northwest Institute of Nuclear Technology, Xi'an 710024, China
[J]. Guangdian Gongcheng, 2006, 11 (133-136):

← 1 2 3 4 5 →