Design of CMOS Circuits for Electrophysiology

被引:0
|
作者
Van Helleputte, Nick [1 ]
Mora-Lopez, Carolina [2 ]
Van Hoof, Chris [3 ,4 ]
机构
[1] Imec, Circuits & Syst Hlth, Heverlee, Belgium
[2] Imec, Circuits Neural Interfaces Team, Heverlee, Belgium
[3] Imec, Heverlee, Belgium
[4] Katholieke Univ Leuven, Leuven, Belgium
关键词
biopotential amplifier; instrumentation amplifier; ECG; EEG; neural recording; BIDIRECTIONAL NEURAL INTERFACE; ANALOG FRONT-END; INSTRUMENTATION AMPLIFIER; STIMULATION; ACQUISITION; PROBE; DAC;
D O I
10.1587/transele.2022CTI0003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrophysiology, which is the study of the electrical properties of biological tissues and cells, has become indispensable in mod-ern clinical research, diagnostics, disease monitoring and therapeutics. In this paper we present a brief history of this discipline and how integrated circuit design shaped electrophysiology in the last few decades. We will discuss how biopotential amplifier design has evolved from the classical three-opamp architecture to more advanced high-performance circuits enabling long-term wearable monitoring of the autonomous and central nervous system. We will also discuss how these integrated circuits evolved to measure in-vivo neural circuits. This paper targets readers who are new to the domain of biopotential recording and want to get a brief historical overview and get up to speed on the main circuit design concepts for both wearable and in-vivo biopotential recording.
引用
收藏
页码:506 / 515
页数:10
相关论文
共 50 条
  • [41] CMOS Circuits for Cell-Level Design of a Racetrack Memory
    Junsangsri, Pilin
    Lombardi, Fabrizio
    2015 IEEE 15TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2015, : 674 - 677
  • [42] DESIGN AND IMPLEMENTATION OF TRISTABLES USING CMOS INTEGRATED-CIRCUITS
    MOUFTAH, HT
    IEE JOURNAL ON ELECTRONIC CIRCUITS AND SYSTEMS, 1978, 2 (02): : 61 - 62
  • [43] Accurate delay models of CMOS CML circuits for design optimization
    Jang, Ikchan
    Kim, Jintae
    Kim, SoYoung
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 297 - 307
  • [44] Robust design of low power CMOS analogue integrated circuits
    Tarim, TB
    Ismail, M
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (04): : 197 - 204
  • [45] SWITCHING NETWORK LOGIC APPROACH FOR THE DESIGN OF CMOS VLSI CIRCUITS
    HU, CM
    CHAN, SP
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (03) : 421 - 441
  • [46] Current Sense Amplifier Design with CMOS-memristive circuits
    Amanzholov, Yerlan
    Krestinskaya, Olga
    2018 2ND INTERNATIONAL CONFERENCE ON COMPUTING AND NETWORK COMMUNICATIONS (COCONET), 2018, : 231 - 234
  • [47] Design of CMOS Telemetry Circuits for In-vivo Wireless Sonomicrometry
    Alazzawi, Yarub
    Chakrabartty, Shantanu
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2022 - 2025
  • [48] Design of clock recovery circuits for optical clocking in DSM CMOS
    Thangaraj, Charles
    Stephenson, Kevin
    Chen, Tom
    Lear, Kevin
    Raza, Abdul Matheen
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [49] Design and analysis of an optical waveguide tap for silicon CMOS circuits
    Stenger, V
    Beyette, FR
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2002, 20 (02) : 277 - 284
  • [50] Design of CMOS Dynamic Logic Circuits to Improve Noise Immunity
    Bokare, Ulka M.
    Gaidhani, Y. A.
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1948 - 1952