Design of CMOS Circuits for Electrophysiology

被引:0
|
作者
Van Helleputte, Nick [1 ]
Mora-Lopez, Carolina [2 ]
Van Hoof, Chris [3 ,4 ]
机构
[1] Imec, Circuits & Syst Hlth, Heverlee, Belgium
[2] Imec, Circuits Neural Interfaces Team, Heverlee, Belgium
[3] Imec, Heverlee, Belgium
[4] Katholieke Univ Leuven, Leuven, Belgium
关键词
biopotential amplifier; instrumentation amplifier; ECG; EEG; neural recording; BIDIRECTIONAL NEURAL INTERFACE; ANALOG FRONT-END; INSTRUMENTATION AMPLIFIER; STIMULATION; ACQUISITION; PROBE; DAC;
D O I
10.1587/transele.2022CTI0003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrophysiology, which is the study of the electrical properties of biological tissues and cells, has become indispensable in mod-ern clinical research, diagnostics, disease monitoring and therapeutics. In this paper we present a brief history of this discipline and how integrated circuit design shaped electrophysiology in the last few decades. We will discuss how biopotential amplifier design has evolved from the classical three-opamp architecture to more advanced high-performance circuits enabling long-term wearable monitoring of the autonomous and central nervous system. We will also discuss how these integrated circuits evolved to measure in-vivo neural circuits. This paper targets readers who are new to the domain of biopotential recording and want to get a brief historical overview and get up to speed on the main circuit design concepts for both wearable and in-vivo biopotential recording.
引用
收藏
页码:506 / 515
页数:10
相关论文
共 50 条
  • [21] IDAC - AN INTERACTIVE DESIGN TOOL FOR ANALOG CMOS CIRCUITS
    DEGRAUWE, MGR
    NYS, O
    DIJKSTRA, E
    RIJMENANTS, J
    BITZ, S
    GOFFART, BLA
    VITTOZ, EA
    CSERVENY, S
    MEIXENBERGER, C
    VANDERSTAPPEN, G
    OGUEY, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 1106 - 1116
  • [22] Design of wireless LAN circuits in RF-CMOS
    Leenaerts, D
    Pavlovic, N
    ANALOG CIRCUIT DESIGN: STRUCTURED MIXED-MODE DESIGN, MULTI-BIT SIGMA-DELTA CONVERTERS, SHORT RANGE RF CIRCUITS, 2002, : 345 - 363
  • [23] Design of VLSI CMOS circuits under thermal constraint
    Daasch, WR
    Lim, CH
    Cai, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (08) : 589 - 593
  • [24] Consistent noise models for analysis and design of CMOS circuits
    Arnaud, A
    Galup-Montoro, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1909 - 1915
  • [25] DESIGN OF CMOS-SOS CIRCUITS FOR SPACE APPLICATIONS
    KITAJEWSKI, L
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (03) : 3569 - 3574
  • [26] Design and simulation of hybrid CMOS-SET circuits
    Jana, Anindya
    Singh, N. Basanta
    Sing, J. K.
    Sarkar, Subir Kumar
    MICROELECTRONICS RELIABILITY, 2013, 53 (04) : 592 - 599
  • [27] Design of Adiabatic MTJ-CMOS Hybrid Circuits
    Sharifi, Fazel
    Saifullah, Z. M.
    Badawy, Abdel-Hameed
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 715 - 718
  • [28] Efficient design approaches to CMOS full adder circuits
    Yan, Aibin
    Bao, Han
    Jiang, Wangjin
    Cui, Jie
    Huang, Zhengfeng
    Wen, Xiaoqing
    MICROELECTRONICS JOURNAL, 2024, 149
  • [30] Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits
    Kuang, Weidong
    Zhao, Peiyi
    Yuan, J. S.
    DeMara, R. F.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 410 - 422