Design of the Slope Detection Circuit for On-Chip Current Sensing

被引:0
|
作者
Ravasz, Richard [1 ]
Maljar, David [1 ]
Arbet, Daniel [1 ]
Stopjakova, Viera [1 ]
Kubinec, Peter [1 ]
机构
[1] Slovak Univ Technol Bratislava, Inst Elect & Photon, Fac Elect Engn & Informat Technol, Bratislava, Slovakia
关键词
current sensing methods; voltage drop; slope detector; low-power and low-voltage design; CMOS technology;
D O I
10.23919/MIXDES58562.2023.10203248
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a design and analysis of the slope detection circuit for on-chip sensing of load current in DC-DC converters. The proposed indirect sensing approach is based on measurement of the output voltage slope across the filtering capacitor during the discharging phase. Thus, information about the slope of output voltage can be further used for rather effective control of switches in the converter. The slope detector circuit was designed in standard 65 nm CMOS technology using the nominal supply voltage of 1.2 V and can be used for current sensing within the range from one to hundreds of mA. Since the proposed circuit has mainly digital character, the robustness to process, temperature and supply voltage variations can be ensured rather conveniently.
引用
收藏
页码:111 / 115
页数:5
相关论文
共 50 条
  • [21] Design and verification of on-chip debug circuit based on JTAG
    Bai Chuang
    Lü Hao
    Zhang Wei
    Li Fan
    TheJournalofChinaUniversitiesofPostsandTelecommunications, 2021, 28 (03) : 95 - 101
  • [22] An On-Chip Control and Readout Circuit Design for an Ising Annealer
    Ucpinar, Beyza Zeynep
    Karamuftuoglu, Mustafa Altay
    Razmkhah, Sasan
    Kamal, Mehdi
    Pedram, Massoud
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2025, 35 (05)
  • [23] On-chip integration of magnetic force sensing current monitors
    Donoval, Martin
    Daricek, Martin
    Stopjakova, Viera
    Marek, Juraj
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 310 - 313
  • [24] Design and verification of on-chip debug circuit based on JTAG
    Chuang B.
    Hao L.
    Wei Z.
    Fan L.
    Journal of China Universities of Posts and Telecommunications, 2021, 28 (03): : 95 - 101
  • [25] An Integrated On-Chip Flux Concentrator for Galvanic Current Sensing
    Poluri, Nagaditya
    De Souza, Maria Merlyne
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (11) : 1752 - 1755
  • [26] On-chip process variation monitoring circuit based on gate leakage sensing
    Kim, K. K.
    Ge, F.
    Choi, K.
    ELECTRONICS LETTERS, 2010, 46 (03) : 227 - U58
  • [27] On-chip Sensing Technology
    Journal of the Institute of Electrical Engineers of Japan, 2024, 144 (04): : 205 - 208
  • [28] Design and Implementation of L-DSP On-chip Debug Circuit
    Bai C.
    Li F.
    Wang D.
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (08): : 69 - 73
  • [29] On Circuit Design of On-Chip Non-Blocking Interconnection Networks
    Jiang, Yikun
    Yang, Mei
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 192 - 197
  • [30] Development of GaN Transducer and On-Chip Concentrator for Galvanic Current Sensing
    Faramehr, Soroush
    Poluri, Nagaditya
    Igic, Petar
    Jankovic, Nebojsa
    De Souza, Maria Merlyne
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4367 - 4372