Design and verification of on-chip debug circuit based on JTAG

被引:0
|
作者
Chuang, Bai [1 ,2 ]
Hao, Lü [1 ]
Wei, Zhang [1 ]
Fan, Li [1 ]
机构
[1] School of Physics and Electronic Science, Changsha University of Science and Technology, Changsha,410114, China
[2] Hunan Provincial Key Laboratory of Flexible Electronic Materials Genome Engineering, Changsha,410114, China
关键词
D O I
10.19682/j.cnki.1005-8885.2021.0019
中图分类号
学科分类号
摘要
Digital signal processors
引用
收藏
页码:95 / 101
相关论文
共 50 条
  • [1] Design and verification of on-chip debug circuit based on JTAG
    Bai Chuang
    Lü Hao
    Zhang Wei
    Li Fan
    [J]. The Journal of China Universities of Posts and Telecommunications, 2021, 28 (03) : 95 - 101
  • [2] Verification and debug instruments move on-chip
    Neale, R
    [J]. ELECTRONIC ENGINEERING DESIGN, 2002, 74 (910): : 49 - +
  • [3] Design and Implementation of L-DSP On-chip Debug Circuit
    Bai, Chuang
    Li, Fan
    Wang, Dong
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (08): : 69 - 73
  • [4] Design of on-chip debug module based on MCU
    Hu, Yue-Li
    Zhang, Ke-Xin
    [J]. HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 372 - +
  • [5] ON-CHIP DEBUG FACILITIES OFFLOAD IN-CIRCUIT EMULATORS
    LEONARD, M
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1987, 30 (02): : 28 - 29
  • [6] Design of On-Chip Debug System for embedded processor
    Park, Hyungbae
    Xu, Jingzhe
    Park, Jusung
    Ji, Jung-Hoon
    Woo, Gyun
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 652 - +
  • [7] On-chip bugs for debug
    Edwards, Chris
    [J]. IET Electronics Systems and Software, 2006, 4 (03): : 10 - 14
  • [8] Design of an embedded on-chip debug support module of a MCU
    Hu Yue-li
    Xiong Bing
    [J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 278 - +
  • [9] MIPS on-chip debug hardware
    不详
    [J]. ELECTRONIC DESIGN, 2001, 49 (20) : 69 - 69