Design of the Slope Detection Circuit for On-Chip Current Sensing

被引:0
|
作者
Ravasz, Richard [1 ]
Maljar, David [1 ]
Arbet, Daniel [1 ]
Stopjakova, Viera [1 ]
Kubinec, Peter [1 ]
机构
[1] Slovak Univ Technol Bratislava, Inst Elect & Photon, Fac Elect Engn & Informat Technol, Bratislava, Slovakia
关键词
current sensing methods; voltage drop; slope detector; low-power and low-voltage design; CMOS technology;
D O I
10.23919/MIXDES58562.2023.10203248
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a design and analysis of the slope detection circuit for on-chip sensing of load current in DC-DC converters. The proposed indirect sensing approach is based on measurement of the output voltage slope across the filtering capacitor during the discharging phase. Thus, information about the slope of output voltage can be further used for rather effective control of switches in the converter. The slope detector circuit was designed in standard 65 nm CMOS technology using the nominal supply voltage of 1.2 V and can be used for current sensing within the range from one to hundreds of mA. Since the proposed circuit has mainly digital character, the robustness to process, temperature and supply voltage variations can be ensured rather conveniently.
引用
收藏
页码:111 / 115
页数:5
相关论文
共 50 条
  • [31] On-Chip Intrinsic Evolution Methodology for Sequential Logic Circuit Design
    Xiong, Fan
    Rafla, Nader I.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 200 - 203
  • [32] On-Chip Current Sensing Approaches for DC-DC Converters
    Ravasz, Richard
    Hudec, Adam
    Arbet, Daniel
    Stopjakova, Viera
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 64 - 67
  • [33] Digital Assisted Current Sensing Scheme for on-chip Power Management
    Narasimman, Neelakantan
    Singh, Ravinder Pal
    2019 IEEE 4TH INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2019,
  • [34] Circuit design of Clos-based on-chip interconnection networks
    Jiang, Yikun
    Yang, Mei
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 184 - 192
  • [35] On-Chip Delay Measurement Circuit
    Jain, Abhishek
    Veggetti, Andrea
    Crippa, Dennis
    Rolandi, Pierluigi
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [36] A Power Clamp Circuit Using Current Mirror for On-chip ESD Protection
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xuelin
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 887 - 889
  • [37] Heterogeneously integrated optical detection platform for on-chip sensing applications
    Chaudhuri, Ritesh Ray
    Song, Youngsik
    Seo, Sang-Woo
    JOURNAL OF OPTICS, 2015, 17 (10)
  • [38] On-chip detection circuit for protection design in display panel against electrical fast transient (EFT) disturbance
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    Lin, Wan-Yen
    Yang, Che-Ming
    Chen, Shih-Fan
    Chen, Tung-Yang
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON ELECTROSTATICS: ELECTROSTATICS 2011, 2011, 301
  • [39] Graphene-Based Sensing Platform for On-Chip Ochratoxin A Detection
    Nekrasov, Nikita
    Kireev, Dmitry
    Emelianov, Aleksei
    Bobrinetskiy, Ivan
    TOXINS, 2019, 11 (10)
  • [40] Design and Realization of a Novel Low-Voltage High-Efficiency On-Chip Current Sensing Technique
    Wei HaiLong
    Geng ZengJian
    Liu Zhi
    Liao Xue
    INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION, 2013, 180 : 575 - 582