Low-power and high-speed HfLaO-based FE-TFTs for artificial synapse and reconfigurable logic applications

被引：7

作者：

Liu, Yongkai ^{[1
,2
]}

Wang, Tianyu ^{[1
,2
]}

Xu, Kangli ^{[1
,2
]}

Li, Zhenhai ^{[1
,2
]}

Yu, Jiajie ^{[1
,2
]}

Meng, Jialin ^{[1
,2
]}

Zhu, Hao ^{[1
,2
]}

Sun, Qingqing ^{[1
,2
]}

Zhang, David Wei ^{[1
,2
]}

Chen, Lin ^{[1
,2
]}

机构：

[1] Fudan Univ, Sch Microelect, State Key Lab Integrated Chips & Syst, Shanghai 200433, Peoples R China

[2] Zhangjiang Fudan Int Innovat Ctr, Shanghai 201203, Peoples R China

来源：

MATERIALS HORIZONS | 2024年 / 11卷 / 02期

基金：

中国博士后科学基金;

关键词：

TRANSISTORS; FILMS; MEMRISTOR;

D O I：

10.1039/d3mh01461d

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

Emulating the human nervous system to build next-generation computing architectures is considered a promising way to solve the von Neumann bottleneck. Transistors based on ferroelectric layers are strong contenders for the basic unit of artificial neural systems due to their advantages of high speed and low power consumption. In this work, the potential of Fe-TFTs integrating the HfLaO ferroelectric film and ultra-thin ITO channel for artificial synaptic devices is demonstrated for the first time. The Fe-TFTs can respond significantly to pulses as low as 14 ns with an energy consumption of 93.1 aJ, which is at the leading level for similar devices. In addition, Fe-TFTs exhibit essential synaptic functions and achieve a recognition rate of 93.2% for handwritten digits. Notably, a novel reconfigurable approach involving the combination of two types of electrical pulses to realize Boolean logic operations ("AND", "OR") within a single Fe-TFT has been introduced for the first time. The simulations of array-level operations further demonstrated the potential for parallel computing. These multifunctional Fe-TFTs reveal new hardware options for neuromorphic computing chips. Fe-TFTs have fast operating speed (14 ns) and low power consumption (93.1 aJ). Basic synaptic functionality can be achieved by applying either gate or source pulses. Fe-TFTs demonstrates digits recognition and reconfigurable Boolean logic operations.

引用

页码：490 / 498

页数：9

共 50 条

[1] BICMOS NONTHRESHOLD LOGIC FOR HIGH-SPEED LOW-POWER APPLICATIONS
BELLAOUAR, A
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1165 - 1167
[2] GAAS MOSFET FOR LOW-POWER HIGH-SPEED LOGIC APPLICATIONS
MIMURA, T
YOKOYAMA, N
KUSAKAWA, H
SUYAMA, K
FUKUTA, M
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1828 - 1828
[3] High-Speed Low-Power FinFET Based Domino Logic
Rasouli, Seid Hadi
Koike, Hanpei
Banerjee, Kaustav
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
[4] High-Speed and Low-Power Logic for SAR ADC
Xu, Daiguo
Xu, Shiliu
2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
[5] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER
CRAIG, S
ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
[6] Opportunities and challenges of emerging nanotechnologies for future high-speed and low-power logic applications
Chau, Robert
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 17 - 17
[7] Simulation of III-V HEMTs for High-speed Low-power Logic Applications
Liu, Yang
Lundstrom, Mark S.
GRAPHENE AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS, 2009, 19 (05): : 331 - 342
[8] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
REES, H
SANGHERA, GS
WARRINER, RA
ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
[9] CMOS comparators for high-speed and low-power applications
Menendez, Eric R.
Maduike, Dumezie K.
Garg, Rajesh
Khatri, Sunil P.
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
[10] A Low-Power High-Speed Comparator for Precise Applications
Khorami, Ata
Sharifkhani, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049

← 1 2 3 4 5 →