共 46 条
- [1] Bit-GraphBLAS: Bit-Level Optimizations of Matrix-Centric Graph Processing on GPU 2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2022), 2022, : 515 - 525
- [2] Accelerating Matrix Processing with GPUs 2017 IEEE 24TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2017, : 139 - 141
- [4] Accelerating Unstructured Graph Data Processing on GPUs 2ND INTERNATIONAL CONFERENCE ON SIMULATION AND MODELING METHODOLOGIES, TECHNOLOGIES AND APPLICATIONS (SMTA 2015), 2015, : 29 - 33
- [5] An improved architecture for bit-level matrix multiplication PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2257 - 2264
- [6] Reduce, Reuse, and Adapt: Accelerating Graph Processing on GPUs 2023 IEEE 30TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS, HIPC 2023, 2023, : 335 - 346
- [7] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
- [8] Accelerating Complex Event Processing through GPUs 2015 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2015, : 325 - 334
- [9] Bit-Beading: Stringing bit-level MAC results for Accelerating Neural Networks PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 216 - 221
- [10] Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks 2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 764 - 775