共 50 条
- [1] Optimize Dataflow of DNN on Bit-Level Composable Architecture Computer Engineering and Applications, 60 (18): : 147 - 157
- [2] Bit-Beading: Stringing bit-level MAC results for Accelerating Neural Networks PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 216 - 221
- [3] BIT-LEVEL SYNCHRONIZATION IN MICROPROCESSOR NETWORKS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1981, 128 (03): : 103 - 106
- [4] An improved architecture for bit-level matrix multiplication PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2257 - 2264
- [5] Approach to Improve the Performance Using Bit-level Sparsity in Neural Networks PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1516 - 1521
- [6] DeepRecon: Dynamically Reconfigurable Architecture for Accelerating Deep Neural Networks 2017 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2017, : 116 - 124
- [7] AN IMPROVED BIT-LEVEL SYSTOLIC ARCHITECTURE FOR IIR FILTERING SYSTOLIC ARRAY PROCESSORS, 1989, : 205 - 214
- [10] Accelerating Fully Homomorphic Encryption by Bridging Modular and Bit-Level Arithmetic 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,