DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH

被引：0

|

作者：

LIU, CM

JEN, CW

机构：

来源：

SYSTOLIC ARRAY PROCESSORS | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：439 / 448

页数：10

相关论文

共 50 条

[1] THE USE OF DATA DEPENDENCE GRAPHS IN THE DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS
MCCANNY, JV
MCWHIRTER, JG
KUNG, SY
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 787 - 793
[2] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[3] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
Madan, B.B.
Parker, S.R.
Zubair, M.
1600, (06):
[4] Data dependence analysis and bit-level systolic arrays of the median filter
Yan, DL
Chen, CH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1998, 8 (08) : 1015 - 1024
[5] DYNAMIC COMPUTATIONAL BLOCKS FOR BIT-LEVEL SYSTOLIC ARRAYS
JULLIEN, GA
MILLER, WC
GRONDIN, R
DELPUP, L
BIZZAN, SS
ZHANG, DP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 14 - 22
[6] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 105 - 120
[7] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
LECTURE NOTES IN COMPUTER SCIENCE, 1989, 399 : 105 - 120
[8] A methodology for testing arbitrary bilateral bit-level systolic arrays
Bandyopadhyay, S
Sengupta, A
Bhattacharya, BB
VLSI DESIGN, 1996, 4 (03) : 257 - 269
[9] EFFICIENT BIT-LEVEL SYSTOLIC ARRAYS FOR INNER PRODUCT COMPUTATION
URQUHART, RB
WOOD, D
GEC JOURNAL OF RESEARCH, 1984, 2 (01): : 52 - 55
[10] BIT-LEVEL SYSTOLIC ARRAYS FOR FINITE-FIELD MULTIPLICATIONS
WU, CW
CHANG, MK
JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (01): : 85 - 92

← 1 2 3 4 5 →