Design and application of a novel low-voltage low-power OTA using signal attenuation technique for high linearity

被引：1
|
作者：
Garradhi, Karima [1 ]
Nouet, Pascal [2 ]
Hassen, Nejib [1 ]
机构：
[1] Univ Monastir, Microelect & Instrumentat Lab, Monastir, Tunisia
[2] Univ Montpellier, CNRS, LIRMM, Montpellier, France
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2023年 / 115卷 / 03期
关键词：
Operational transconductance amplifier (OTA); Dynamic range; Low-voltage; Low-power; Signal attenuation; Instrumentation amplifier; 5th order Butterworth filter; INSTRUMENTATION AMPLIFIER; CMOS OTA; FILTER;
D O I：
10.1007/s10470-023-02163-x
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents static and dynamic theoretical analysis of a new Operational Transconductance Amplifier (OTA) dedicated to low-voltage and low-power applications. High linearity is obtained using signal attenuation for rail-to-rail operation. Design, layout and post-layout simulations have been carried-out with Cadence Virtuoso in a 0.18 mu m CMOS technology. Post-Layout Simulation (PLS) demonstrates proper operation down to +/- 0.75 V supply voltage with a high open loop small-signal voltage gain of 58.26dB, a unity gain frequency of 18MHz and a total harmonic distortion of -66.55dB at 100 kHz for a peak-to-peak input voltage of 0.8V. Based on this circuit, two applications have been successfully demonstrated: on the one side, a 5th order Butterworth G(mC) filter and, on the other side, a voltage mode instrumentation amplifier.
引用
收藏
页码：319 / 334
页数：16
相关论文
共 50 条
  • [21] Improved Linearity CMOS Differential Amplifier with Low-Voltage Low-Power Operation
    Popa, Cosmin Radu
    2022 6TH EUROPEAN CONFERENCE ON ELECTRICAL ENGINEERING & COMPUTER SCIENCE, ELECS, 2022, : 75 - 78
  • [22] Low-voltage low-power improved linearity CMOS active resistor circuits
    Anca Manolescu
    Cosmin Popa
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 373 - 387
  • [23] Low-voltage low-power improved linearity CMOS active resistor circuits
    Manolescu, Anca
    Popa, Cosmin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (03) : 373 - 387
  • [24] A Low-Voltage PLL Design Using a New Calibration Technique for Low-Power Implantable Biomedical Systems
    Lo, Yu-Lung
    Ho, Wei-Hsiang
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (12) : 4809 - 4828
  • [25] A Low-Voltage PLL Design Using a New Calibration Technique for Low-Power Implantable Biomedical Systems
    Yu-Lung Lo
    Wei-Hsiang Ho
    Circuits, Systems, and Signal Processing, 2017, 36 : 4809 - 4828
  • [26] Novel low-voltage low-power high-precision CCII ± based on bulk-driven folded cascode OTA
    Khateb, Fabian
    Khatib, Nabhan
    Kubanek, David
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 622 - 631
  • [27] MTCMOS Low-Power Design Technique (LPDT) for Low-Voltage Pipelined Microprocessor Circuits
    Hsu, C. B.
    Kuo, J. B.
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 328 - 331
  • [28] Simple Design Technique for Realizing Low-Voltage Low-Power CMOS Current Multiplier
    Tangjit, Jetwara
    Satansup, Jetsdaporn
    Tangsrirat, Worapong
    Surakampontorn, Wanlop
    2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 110 - 113
  • [29] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier
    Sawigun, Chutham
    Demosthenous, Andreas
    Pal, Dipankar
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
  • [30] Low-voltage low-power current conveyors: Design and applications
    Ferri, Giuseppe
    Guerrini, Nicola
    Alta Frequenza Rivista Di Elettronica, 2000, 12 (04): : 59 - 63
12345