共 50 条
- [41] Design and Performance Enhancement of Gate-on-Source PNPN Doping–Less Vertical Nanowire TFET Silicon, 2022, 14 : 4375 - 4382
- [42] Multi-VT Design of Vertical Channel Nanowire FET for Sub-10nm Technology Node 7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
- [43] Analysis and optimization of Tunnel FET with Band gap Engineering 2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
- [44] Circular Gate Tunnel FET: optimization and noise analysis PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 125 - 131
- [46] Design and performance assessment of a vertical feedback FET MICROELECTRONICS JOURNAL, 2023, 137
- [47] First Demonstration of Drain Current Enhancement in SOI Tunnel FET with Vertical-Tunnel-Multiplication IEEE INTERNATIONAL SOI CONFERENCE, 2012,