Design and optimization of vertical nanowire tunnel FET with electrostatic doping

被引:8
|
作者
Bhardwaj, Anjana [1 ]
Kumar, Pradeep [1 ]
Raj, Balwinder [2 ]
Kumar, Naveen [3 ]
Anand, Sunny [4 ]
机构
[1] Amity Univ Uttar Pradesh, Noida, India
[2] NIT, Jalandhar, India
[3] Univ Glasgow, Glasgow, Scotland
[4] HCL, Noida, India
来源
ENGINEERING RESEARCH EXPRESS | 2023年 / 5卷 / 04期
关键词
electrostatic; dopingless; intrinsic; SCE; RDF; abrupt doping; vertical nanowire TFET; FIELD-EFFECT TRANSISTOR; TFET;
D O I
10.1088/2631-8695/acff3a
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
While dealing with the nanoscale regime, most devices make sacrifices in terms of performance. So to meet the performance requirements, Electrostatic doped Vertical Nanowire Tunnel Field Effect Transistor (E-VNWTFET) is proposed and analysed in this work. The dimensions of Electrostatic VNWTFET structure are scaled down and then the analog performance parameters transconductance g(m), g(m2) (2nd order), g(m3) (3rd order) and linearity parameters 2nd order Voltage Interception Point VIP2, 3rd order Voltage Interception Point VIP3, 3rd order Input Interception Point IIP3 and 3rd order Intermodulation Distortion IMD3 are analysed. It is observed that electrostatic technique of doping is better than charge plasma (CP) technique; because in CP technique costly metals are required for doping. The analog performance parameters of E-VNWTFET are investigated and using device simulation the demonstrated characteristics are compared with CP-VNWTFET. After simulation, the device exhibits ON current I-ON of 3.5 mu A mu m(-1) and OFF current I-OFF of 6.6 x 10(-18 )A mu m(-1); which offers a significant I-ON/I-OFF of 10(11). The reported subthreshold swing and Drain-induced barrier lowering DIBL are approx. 9.7 mV/Decade and 37.8 mV/V respectively.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Design and Performance Enhancement of Gate-on-Source PNPN Doping–Less Vertical Nanowire TFET
    Kritika Lal
    Anushka Verma
    Pradeep Kumar
    Naveen Kumar
    S. Intekhab Amin
    Sunny Anand
    Silicon, 2022, 14 : 4375 - 4382
  • [42] Multi-VT Design of Vertical Channel Nanowire FET for Sub-10nm Technology Node
    Chen, Gong
    Li, Ming
    Fan, Jiewen
    Yang, Yuancheng
    Zhang, Hao
    Huang, Ru
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [43] Analysis and optimization of Tunnel FET with Band gap Engineering
    Salehi, M. R.
    Abiri, E.
    Hosseini, S. E.
    Dorostkar, B.
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [44] Circular Gate Tunnel FET: optimization and noise analysis
    Goswami, Rupam
    Bhowmick, Brinda
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 125 - 131
  • [45] Strain Release Enabled Bandgap Scaling in Ge Nanowire and Tunnel FET Application
    Wang, Zhuangzhuang
    Yawei Lv
    Lining Zhang
    Lei Liao
    Changzhong Jiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) : 4725 - 4729
  • [46] Design and performance assessment of a vertical feedback FET
    Katta, Sai Shirov
    Kumari, Tripty
    Das, Subir
    Tiwari, Pramod Kumar
    MICROELECTRONICS JOURNAL, 2023, 137
  • [47] First Demonstration of Drain Current Enhancement in SOI Tunnel FET with Vertical-Tunnel-Multiplication
    Morita, Y.
    Mori, T.
    Migita, S.
    Mizubayashi, W.
    Tanabe, A.
    Fukuda, K.
    Masahara, M.
    Ota, H.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [48] Analysis and optimization of RC delay in vertical nanoplate FET
    Woo, Changbeom
    Ko, Kyul
    Kim, Jongsu
    Kim, Minsoo
    Kang, Myounggon
    Shin, Hyungcheol
    SOLID-STATE ELECTRONICS, 2017, 136 : 81 - 85
  • [49] Design and Performance Enhancement of Gate-on-Source PNPN Doping-Less Vertical Nanowire TFET
    Lal, Kritika
    Verma, Anushka
    Kumar, Pradeep
    Kumar, Naveen
    Amin, S. Intekhab
    Anand, Sunny
    SILICON, 2022, 14 (08) : 4375 - 4382
  • [50] Study of Random Variation in Germanium-Source Vertical Tunnel FET
    Lee, Hyunjae
    Park, Jung-Dong
    Shin, Changhwan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1827 - 1834