Design and optimization of vertical nanowire tunnel FET with electrostatic doping

被引:8
|
作者
Bhardwaj, Anjana [1 ]
Kumar, Pradeep [1 ]
Raj, Balwinder [2 ]
Kumar, Naveen [3 ]
Anand, Sunny [4 ]
机构
[1] Amity Univ Uttar Pradesh, Noida, India
[2] NIT, Jalandhar, India
[3] Univ Glasgow, Glasgow, Scotland
[4] HCL, Noida, India
来源
ENGINEERING RESEARCH EXPRESS | 2023年 / 5卷 / 04期
关键词
electrostatic; dopingless; intrinsic; SCE; RDF; abrupt doping; vertical nanowire TFET; FIELD-EFFECT TRANSISTOR; TFET;
D O I
10.1088/2631-8695/acff3a
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
While dealing with the nanoscale regime, most devices make sacrifices in terms of performance. So to meet the performance requirements, Electrostatic doped Vertical Nanowire Tunnel Field Effect Transistor (E-VNWTFET) is proposed and analysed in this work. The dimensions of Electrostatic VNWTFET structure are scaled down and then the analog performance parameters transconductance g(m), g(m2) (2nd order), g(m3) (3rd order) and linearity parameters 2nd order Voltage Interception Point VIP2, 3rd order Voltage Interception Point VIP3, 3rd order Input Interception Point IIP3 and 3rd order Intermodulation Distortion IMD3 are analysed. It is observed that electrostatic technique of doping is better than charge plasma (CP) technique; because in CP technique costly metals are required for doping. The analog performance parameters of E-VNWTFET are investigated and using device simulation the demonstrated characteristics are compared with CP-VNWTFET. After simulation, the device exhibits ON current I-ON of 3.5 mu A mu m(-1) and OFF current I-OFF of 6.6 x 10(-18 )A mu m(-1); which offers a significant I-ON/I-OFF of 10(11). The reported subthreshold swing and Drain-induced barrier lowering DIBL are approx. 9.7 mV/Decade and 37.8 mV/V respectively.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering
    Bhuwalka, KK
    Schulze, J
    Eisele, I
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 909 - 917
  • [32] Numerical Study on Nanowire Tunnel FET with Dynamic Threshold Operation Architecture
    Zhang, Aixi
    He, Jin
    Zhu, Xiaoan
    Hu, Yue
    Wang, Hao
    Deng, Wanling
    He, Hongyu
    Zhu, Ying
    Zhang, Xiangyu
    Chan, Mansun
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [33] Vertical polarization-induced doping InN/InGaN heterojunction tunnel FET with hetero T-shaped gate*
    He, Yuan-Hao
    Mao, Wei
    Du, Ming
    Peng, Zi-Ling
    Wang, Hai-Yong
    Zheng, Xue-Feng
    Wang, Chong
    Zhang, Jin-Cheng
    Hao, Yue
    CHINESE PHYSICS B, 2021, 30 (05)
  • [34] Vertical polarization-induced doping InN/InGaN heterojunction tunnel FET with hetero T-shaped gate
    何元浩
    毛维
    杜鸣
    彭紫玲
    王海永
    郑雪峰
    王冲
    张进成
    郝跃
    ChinesePhysicsB, 2021, 30 (05) : 721 - 727
  • [35] Modelling doping design in nanowire tunnel-FETs based on group-IV semiconductors
    Settino, Francesco
    Crupi, Felice
    Biswas, Subhajit
    Holmes, Justin D.
    Duffy, Ray
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2017, 62 : 201 - 204
  • [36] Doping, Tunnel Barriers, and Cold Carriers in InAs and InSb Nanowire Tunnel Transistors
    Sylvia, Somaia Sarwat
    Abul Khayer, M.
    Alam, Khairul
    Lake, Roger K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (11) : 2996 - 3001
  • [37] Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET
    Wang, You
    Mao, Yu
    Ji, Qizheng
    Yang, Ming
    Yang, Zhaonian
    Lin, Hai
    ELECTRONICS, 2021, 10 (04) : 1 - 10
  • [38] A simulation approach to optimize the electrical parameters of a vertical tunnel FET
    Bhuwalka, KK
    Schulze, J
    Eisele, I
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1541 - 1547
  • [39] Tunnel FET Analog Benchmarking and Circuit Design
    Lu, Hao
    Paletti, Paolo
    Li, Wenjun
    Fay, Patrick
    Ytterdal, Trond
    Seabaugh, Alan
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2018, 4 : 19 - 25
  • [40] Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance
    Maheshwaram, Satish
    Prakash, Om
    Sharma, Mohit
    Bulusu, Anand
    Manhas, Sanjeev
    VLSI DESIGN AND TEST, 2017, 711 : 239 - 248