Design and optimization of vertical nanowire tunnel FET with electrostatic doping

被引:8
|
作者
Bhardwaj, Anjana [1 ]
Kumar, Pradeep [1 ]
Raj, Balwinder [2 ]
Kumar, Naveen [3 ]
Anand, Sunny [4 ]
机构
[1] Amity Univ Uttar Pradesh, Noida, India
[2] NIT, Jalandhar, India
[3] Univ Glasgow, Glasgow, Scotland
[4] HCL, Noida, India
来源
ENGINEERING RESEARCH EXPRESS | 2023年 / 5卷 / 04期
关键词
electrostatic; dopingless; intrinsic; SCE; RDF; abrupt doping; vertical nanowire TFET; FIELD-EFFECT TRANSISTOR; TFET;
D O I
10.1088/2631-8695/acff3a
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
While dealing with the nanoscale regime, most devices make sacrifices in terms of performance. So to meet the performance requirements, Electrostatic doped Vertical Nanowire Tunnel Field Effect Transistor (E-VNWTFET) is proposed and analysed in this work. The dimensions of Electrostatic VNWTFET structure are scaled down and then the analog performance parameters transconductance g(m), g(m2) (2nd order), g(m3) (3rd order) and linearity parameters 2nd order Voltage Interception Point VIP2, 3rd order Voltage Interception Point VIP3, 3rd order Input Interception Point IIP3 and 3rd order Intermodulation Distortion IMD3 are analysed. It is observed that electrostatic technique of doping is better than charge plasma (CP) technique; because in CP technique costly metals are required for doping. The analog performance parameters of E-VNWTFET are investigated and using device simulation the demonstrated characteristics are compared with CP-VNWTFET. After simulation, the device exhibits ON current I-ON of 3.5 mu A mu m(-1) and OFF current I-OFF of 6.6 x 10(-18 )A mu m(-1); which offers a significant I-ON/I-OFF of 10(11). The reported subthreshold swing and Drain-induced barrier lowering DIBL are approx. 9.7 mV/Decade and 37.8 mV/V respectively.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] DC and RF Performance Optimization of Source Pocket Designed Hybrid-Dielectric Vertical Nanowire Tunnel-FET: Low Power Perspective
    Macherla, Swaroop Kumar
    Goel, Ekta
    Singh, Ashish Kumar
    Pandey, Archana
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (12)
  • [22] An analytical Nanowire Tunnel FET (NW-TFET) model with high-k dielectric to improve the electrostatic performance
    Dash, S.
    Jena, B.
    Kumari, P.
    Mishra, G. P.
    2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 447 - 451
  • [23] Design and analysis of trigate Ge pocket vertical tunnel FET for enhanced drive current
    Singh, Khushboo
    Mishra, Ram Awadh
    Priyadarshani, Kumari Nibha
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2025, 315
  • [24] Effect Traps on the Performance of Nanowire Si Junctionless Tunnel FET
    Basak, Shibir
    Ghosh, Bahniman
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (04) : 629 - 634
  • [25] Optimization of Design Space Parameters in Tunnel Fet for Analog/Mixed Signal Application
    Jeyanthi, J. E.
    Samuel, T. S. Arun
    Arivazhagan, L.
    SILICON, 2022, 14 (13) : 8233 - 8241
  • [26] Optimization of Design Space Parameters in Tunnel Fet for Analog/Mixed Signal Application
    J. E. Jeyanthi
    T. S. Arun Samuel
    L. Arivazhagan
    Silicon, 2022, 14 : 8233 - 8241
  • [27] A Dual-Drain Vertical Tunnel FET with Improved Device Performance: Proposal, Optimization, and Investigation
    Das, Diganta
    Pandey, Chandan Kumar
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (12)
  • [28] Source/Drain Architecture Design of Vertical Channel Nanowire FET for sub-10nm node
    Chen, Gong
    Li, Ming
    Zhang, Jiayang
    Yang, Yuancheng
    Huang, Ru
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1008 - 1010
  • [29] Source Design of Vertical III–V Nanowire Tunnel Field-Effect Transistors
    Rangasamy, Gautham
    Zhu, Zhongyunshen
    Wernersson, Lars-Erik
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2024, 10 : 8 - 12
  • [30] Analysis of Electrostatic Crosstalk in 3D Vertical NAND Charge Trapping Memory with Junction less GAA Nanowire FET
    Wang, Yijiao
    Liu, Xiaoyan
    Yang, Yunxiang
    Qin, Jieyu
    Du, Gang
    Kang, Jinfeng
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 791 - 793