Impact of series resistance on the drain current variability in inversion mode and junctionless nanowire transistors

被引：0

作者：

Silva, Lucas Mota Barbosa da ^{[1
]}

Pavanello, Marcelo Antonio ^{[1
]}

Casse, Mikael ^{[2
]}

Barraud, Sylvain ^{[2
]}

Vinet, Maud ^{[2
]}

Faynot, Olivier ^{[2
]}

de Souza, Michelly ^{[1
]}

机构：

[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil

[2] Univ Grenoble Alpes, CEA Leti, MINATEC Campus, Grenoble, France

来源：

SOLID-STATE ELECTRONICS | 2023年 / 208卷

基金：

巴西圣保罗研究基金会;

关键词：

SOI; Nanowire transistors; Series resistance; Variability; Electrical characterization; MOSFET; Parameter extraction; EXTRACTION; MISMATCH; MOSFET;

D O I：

10.1016/j.sse.2023.108737

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work analyzes the influence of source-drain series resistance variability over the drain current in junctionless and inversion mode nanowire transistors. A comparison between drain current and Y-function variability is presented using experimental data of nanowires with different widths and channel lengths. The source-drain series resistance variability is also presented. The results indicates that source-drain series resistance influence is higher on drain current variability for junctionless than inversion mode nanowire transistors.

引用

页数：4

共 50 条

[41] A Full-Range Drain Current Model for Double-Gate Junctionless Transistors
Duarte, Juan Pablo
Choi, Sung-Jin
Choi, Yang-Kyu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4219 - 4225
[42] High inversion current in silicon nanowire field effect transistors
Koo, SM
Fujiwara, A
Han, JP
Vogel, EM
Richter, CA
Bonevich, JE
NANO LETTERS, 2004, 4 (11) : 2197 - 2201
[43] Comprehensive Evaluation of Junctionless and Inversion-Mode Nanowire MOSFETs Performance at High Temperatures
Prates, Rhaycen R.
Barraud, Sylvain
Casse, Mikael
Vinet, Maud
Faynot, Olivier
Pavanello, Marcelo A.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 682 - 691
[44] Drain breakdown voltage: A comparison between junctionless and inversion mode p-channel MOSFETs
Lee, Seung Min
Yu, Chong Gun
Jeong, Seung Min
Cho, Won Ju
Park, Jong Tae
MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1945 - 1948
[45] Variability of Inversion-Mode and Junctionless FinFETs due to Line Edge Roughness
Leung, Greg
Chui, Chi On
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1489 - 1491
[46] Characteristics of Dual-gated Poly-Si Junctionless Nanowire Transistors with Asymmetrical Source/drain Offsets
Chang, You-Tai
Wu, Ruei-Jen
Peng, Kang-Ping
Su, Chun-Jung
Li, Pei-Wen
Lin, Horng-Chih
2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 57 - 58
[47] Comparative Analysis of Negative Capacitance Junctionless and Inversion Mode Transistors for Low Power Applications
Gupta, Manish
Hu, Vita Pi-Ho
2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
[48] Reduction of Variability in Junctionless and Inversion-Mode FinFETs by Stringer Gate Structure
Kim, Jungsik
Han, Jin-Woo
Meyyappan, M.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 470 - 475
[49] TECHNIQUES FOR MEASUREMENT OF SOURCE AND DRAIN SERIES RESISTANCE IN MOS TRANSISTORS
MELLOR, PJT
PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1971, 118 (10): : 1393 - &
[50] Explicit drain current model of junctionless double-gate field-effect transistors
Yesayan, Ashkhen
Pregaldiny, Fabien
Sallese, Jean-Michel
SOLID-STATE ELECTRONICS, 2013, 89 : 134 - 138

← 1 2 3 4 5 →